CA1147419A - Logic system for selectively reconfiguring an intersystem communication link - Google Patents

Abstract

LOGIC SYSTEM FOR SELECTIVELY RECONFIGURING
AN INTERSYSTEM COMMUNICATION LINK
ABSTRACT OF THE DISCLOSURE
A logic control system in an intersystem link (ISL) unit accommodating the transfer of binary coded information between communication busses in a data processing system is disclosed, wherein an ISL unit may be reconfigured to reallocate communication bus resources without incurring excessive software overhead time losses.

Description

DEMANDES OU BREVETS VOLUMINEUX

LA PRÉSENTE PARTIE DE CETTE DEMANDE OU CE BREVET
COMPREND PLUS D'UN TOME.

.
NOTE: Pour les tomes additionels, veuillez contacter le Bureau canadien des brevets JUMBO APPLICATIONS/PATENTS

THIS SECTION OF THE APPLICATIONIPATENT CONTAINS MORE
THAN ONE VOLUME

THIS IS VOLUME t OF

NOTE: For additional volume~ please contact the Canadlan Patent Office FIELD OF THE INVENTION // ~
The invention relates to automated data processing systems, and more particularly to a logic control system for accommodating the reconfiguration of any ISL unit on any communication bus of a data processing system wherein communication busses are electrically inter-connected ~y twin ISL units.
PRIOR ART
In the development of an intersystem link (ISL) logic unit for accommodating the transfer of information between communication busses in a data processing system, a problem arose in reallocating communication bus resources in a system h ving more than two communication busses.
Each ISL unit in the system is configured by means of data words stored in memory cell locations to accommodate infor~ation transfers between a data processing unit on a local communication bus and data processing units on any of the remaining plurality of communication busses for which the ISL unit is configured to act as an informa-tion transfer agent.
~,, - ~, - , `'~ . , ' '.
~ . .
. ~.

~ ~.47'~1~

-lA-~f the ISL unit is to act as an agent for a data processing unit for which it has not been configured, the configuration data in tAe ISL unit must be changed. Since tAere may be pending bus cycle requests at any time during the operation of an ISL unit, the pending requests must be satisfied to avoid a disruption in the communication bus information flow. In addition, commercial usage requires that an ISL un~t be returned to an on-line logic state within the shortest possible tlme.
The present invention is directed to a logic control system wherein an ISL unit may be transitioned from an on-line logic state to a stop state whe~ein pending bus cycle requests are nDnored while further bus cycle requests are ignored. The ISL unit there-after may be selectively reconfigured to reallocate communication bus resources as required. The ISL unit then may be returned to the on-line state within a time peri~od compatible witA commercial use requirements.

~7~
-lB-SUMM~RY OE' THE INVENTION
The invention is directed to intersystem link (ISL) unit architecture wherein an ISL unit may be selectively reconfigured to accommodate information transfers between a local communication bus, and any data processing unit including memory units, peripheral control units, central processing units and ISL units in electrical communication with any of plural commun~cation busses in a data processing system ~herein each of said plural communication busses are in electrical communication with an ISL unit and ISL un~ts are in electrical communication in pairs.
More particularly, a cycle control logic system responsive to communication bus requests and to an output control command from a CPU in electrical communication with a local communication bus transitions an addressed ISL unit - between an on-line logic state and a stop logic state.
In the stop logic state, the ISL unit may respond to pendlng communication bus re~uests while inhibiting further communication bus requests. A programmable memory logic system in electrical communication with the local communication bus has memory cell locations for storing Dinary coded information received from any one of the plural communication busses, thereby accommodating information transfers between the plural communication busses. A configuration control logic system responsive to the cycle control logic system alters binary coded information stored in selected ones of the memory cell locations of the programmable memory logic system. Such alterations occur in accordance with configuration data 3~ recei~ed from the CPU, thereby providing a dynamic reassignment of data proces8~ng system resources between ~aid plural communlcation busses.

1~47~19 DESCRIPTION OF TEIE DRAWIN~,S
For a more complete understanding of the present invention and for further objects and advantayes thereof, reference may now be had to the following description taken in con~unction with the accompanying drawings in which:
Figures 1-3 are functional block diagrams of four data processing system architectures embodying the invention;
Figure 4 is a functional block diagram illustrating twin ISL units providing a communication path between a pair of communication busses;
Figure 5 is a partial functional block diagram and flow diagram illustrating alternate logic paths through twin ISL units providing a communication path between a pair of communication busses;
Figure 6 is a timing diagram of the operation of an ISL unit;
Figure 7 is a functional block diaqram of a further data processing system architecture embodying the invention;
Figure 8 is a detailed functional block diagram of an ISL unit embodying the invention;
Figure 9 is a graphic illustration of the information flow between an ISL unit and a communication bus;
Figure 10 is a broad functional block diagram of twin ISL units interfacing by way of twin interface busses;
Figure 11 is a graphic illustration of the information flow between twin ISL units;
Figure 12 is a logic state diagram of the operation of an ISL unit;

_3~ 7419 Figure 13 is a partial functional block and partial graphic diagram of the information flow from a local communication bus through ISL twin unlts to a remote communication bus; and Figures 14A-14Z, 14AA-14AC are detailed logic schematic diagrams of the ISL unit illustrated in Figure 8.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

Figures 1-3 illustrate in functional block diagram form four system architectures embodying the invention.
Referring to Figure 1, two intersystem link (ISL) units 10 and 11 are shown providing an interface between two data processing systems each having a communication bus. Each communication bus interfaces in order of priority with a memory unit, peripheral control units (~U) and a central processing unit (CPU). More particularly, ISL unit 10 is in electrical communication with mem-ory unit 13, PCUs 14 and 15 and CPU 16 by way of communication bus 12. ISL unit 11 is in electrical communication with memory unit 17, PCUs 18 and 19, and a CPU
20 by way of a communication bus 21. A detailed disclosure of the communication bus system may be found in United States Patent No. 3,993,981 assigned to the assignee of the present invention.
The system architecture illustrated in Figure 1 accommodates communica-tion with either communication bus by the devices on each communication bus. For example, CPU 16 may communicate with the devices on communication bus 12 or may communicate by means of the lSL units 10 and 11 with the devices on communication bus 21. An essential characteristic of the system is the ISL translatable memory function to be later explained. The memory units 13 and 17, and the CPUs 16 and 20 thereby may have same addresses. The peripheral control units also may have same addresses provided that they are not to be shared.
Figure 2 illustrates a slightly different system architecture, wherein plural ISL units may interface with a same communication bus. Plural communica-tion paths thereby may - s -be provl'ded from one communication ~us to another. In addition, all PCUs may be connected to one communication bus, and access to those PCUs may be o~tained by means of rSL units interfacing with that communicat~on bus.
ISL units 3Q and 31 each axe in electrical communication with a communicati~on bus 32. ISL uni~t 30 further may com-mun~cate wi~tn A com~uni~cation bus 33 ~y way of an ISL unit 34. In addi`tion, ISL unit 31 may communicate with a com-municati~on bus 35 by w~y of an ISL unit 36. The ~SL unit 36 furtAer may co~unicate with communication bus 35, and with commun~cation busses 32 and 33 through interfaces with ISL units 3Q, 31 and 34. In like manner, the ISL unit 34 may communicate with com~unicatl'on ~us 33, and with communication busses 32 and 35 through i~nter~aces wi`th ISL units 30, 31 and 36. Any device on any of the three commun~cation busses, therefore, may commun~cate with any other device of the system of Figure 2.
The CPUs and memory units may ha~e same addresses as before described, and may be time~snared. The PCUs, however, may have same addresses only if they are not to be time-shared.
Referring to Figure 3, a system architecture having redundant communication paths is illustrated. For example, a communication bus 4Q ~ay communicate with a communication bus 41 by way o~ a communication link 42 ha~ing twin ~SL
units 42a and 42b, or by way of communication links 43 and 44 with t~e~r`respective ISL twin units. In the event that link 42 is i~operati~e, communication still may be carried out by means of links 43 and 44. This multipath capability ~s provi~ded by means of a ti`me-out logic system to be later explained whi~ch is resident in each ISL unit, wherein an alternate communi`cat~on path is sought when a current com-municatIon path is blocked.

7~

Pi~gure 4 illustrates in simplified functional block di:agram form twin rSL units providing a communicati:on path Detween a pair of communicatIon busses.
Re~erring to ~igure 4, each of the :rSL units 5Q and 51 pro~i`de a path for data and cG~ntrol information between system components attacHed to communi-ation busses 52 and 53. The ISL units are identical, and each contains a reg-Lster f~le of sufficient wldtn to store an entire communica-tion Bus transfer i~ncluding integri~ty and control information.
More parti~cularly, cnannel number and address information from a local communication bus 52 i~s sen~ed by a logic recognition uni~t 54 of local ISL un~t 50. I~f the information includes a channel numBer or address that i:s recognized E~y the recogni-ti~on un~t, tRe address and data bus information are stored in a reglster ~i~le 55 having four locations. If communication between the local E~us 52 and the remote bus 53 is required, the channel numbe!~? and address infor~ation received by the local I5L uni`t 50 undergoes a translation by a translation logi~c unit 56 before l~eing transferred through the remote ISL uni!t 51 to the remote l~us 53.
In the event a communi:cation request is initiated Dy tRe remote l~us 53, a channel number and address information i~s sensed by a logi~c recognition unit 57 of the remote ISL
unit 51. ~ such infor~ation is recogni~ed, data and address informat~on rroln the res~ote bus are stored in a remote reg-~ster file 58 having four locations. If communication with trle local bus 52 ;~s required, tne c~annel and address informa-tion t`s appl~ed trlrougl~ a translation logic unit 59 before being transferred through the local ISL unit 50 to the local Dus 52. Por conveni~ence, tne two Dusses are designated as ~ ~ 47~1~

either the local or the remote bus. This local/remote relationship normally depends on which bus initiated a cycle. ~he ISL uni~ which receives bus information from an ad~acent bus, therefore, is ~si~n~te~ ~ local ISL unit.
The logic names of the four file locations of register files 55 and 58 indicate the ISL logic operations executed to control ISL traffi~c. The register files are used for temporary storage of bus information. In this way, an ISL
does not tie up a local bus if delays are encountered while gaining access to a remote bus. With the use of the regis-ter f~les, all local bus traffi~c operates at normal ~us speeds and each of the register file locations have dedicated functions for a speci~fic type of bus transfer. Table 1 indicates the types of bus cycles that may occur during which bus informati~on i~s s*ored ~n the file registers.
Memory wri~te bus cycles requi~re that the specific register to whl~ch they are assigned be empty. This condition is tested vi~a fi~le full f~i~p-flops that are located in each ISL
un~t. A read cycle requires that a specific response be preserved in a remote ISL uni~t. This requirement relates to a general bus characteri~stic requiring that second half (response) cycles always be accepted, and is accomplished through the resettrng of the file full flip-flop. Once a write request passes from a local ISL unit to a remote ISL
unit, a file full fl~p-flop is reset to complete an operation. Conversely, a file full flip-flop is not reset during a read request until a response is received from an addressed device on the remote bus. No request can be accepted by the local ISL unit, therefore, until the previous response is completed by the remote ISL unit.

J 1 4'7~

TABLE 1 BUS CYCL~ TYPES AND PILE USAGE
~ ~ . . .
BUS CYCLE ENTERS REGISTER RESERVES REGISTER
_ TYPE MNEMON~CMNEMONIC
Memory Read Request MRQ MRS
Memory Write Request MRQ -Memory Read Response MRS
I/O Output Request RRQ
I/O Input Request RRQ RRS
Interrupt RRQ
I/O Input Response RRS _ Memo~y Read, Test 6 Set RRQ RRS
Memory Read, iReset Lock MRQ MRS
Memory Write, Reset Lock MRQ

~ ~ ~7~1~

_9_ There are two di~sti~nctly ~fferent transfer paths t~rough which an ISL unit responds to bus requests. In response to Memory Request (MRQI requests passing through an MRQ location of a re~i~ster file, an ISL unit issues a response on a local bus w~thout first interrogation a remote bus. It is important that the ISL unit respond to such requests and free the local bus as fast as a conventi~onal memory uni~t. For those requests passing tnrough a Retry Request (RRQ) location, the rSL unit seeks the response of the destination unit on the remote bus.
Since the dest~nation un~t may respond with either an ~ckno~ledge (ACKl, a Negative Acknowledge (NAK~, or a Wait ~A~T~ signal, the ISL unit cannot give a meaningful response to tHe requesting unit until an actual response is available.
When a local ISL unit receives an RRQ request, it responds witn a WAIT response. The requesting unit on tRe local Bus then proceeds to reinitiate the request cycle until it recei~ves a non-WArT response. While the requesting uni`t is occupied, tne remote ISL twin addresses the destina-tion uni~t and obtains a response (ACK, NAK or WAIT2. Each ti~me the requesti~ng unit issues a request cycle, the local ISL unit responds with a WAIT response until an ACK or NAK
i`s recei~ved from the destination unit. The local ISL unit tRen co~pares the information received during the request bus cycle wi~th the contents of tne RRQ register location.
If the requesting unit is the same unit that made the origi~nal request, the local ISL unit shall forward the response rece~ved from the remote ISL unit to the local bus. If the remote ISL unit received an ACK, NAK, or WArT signal from the destination unit, the local ISL unit issues a li~e response to the local communication bus.
EacR rsL unit may assume the bus visibility of a memory, an I/O controller, or a processor at different times as it .~47'~9 intercep~s a bus transfer on one bus and reinitiates it on a different bus. Each ISL unit is configured through the storage of data i~n mas~ and translation ~ ~s to respond to certain memory addresses, CPU addresses, and channel numbers.
During system operation, each ISL unit monitors all bus traffic, and responds to ind~vi~dual bus request cycles witn~n a range of identification nu~bers in ~ehalf of a destination device on a remote bus to which the cycle was d~rected. When a local ISL unit responds to a bus request cycle (BSDCNN), i~t passes local bus information to the remote rSL uni~t. The remote rSL unit thereupon reinitiates the bus request cycle on the remote bus. The response cycle from t~e destinati~on unit follows a si~milar route in the reverse dl~rection, and i~s finally routed to the originating unit.
Except for the I~SL configuratIon mode to be described, an ISL unit has ~i~ni`mal software visibility. The object is to provide ISL units that are transparent, thereby per-mi~tting the same ~unctions occurring between two devices residing on a same bus to occur between two devices on 2Q different ausses.
Since an rSL unit interconnects two communication ~usses, i-t ~ay be used as a component in the building of multi~bus configurations. The ISL unit can support any system configuration that ranges from a simple bus ex-tension to configurations that require shared memorycapability, central processor to central processor inter-rupts, and dual access to I/O controllers. Further, linked systems may contai~n multiple busses that are linked by multiple ISL units.
.

~1~7 ~1~

~IGURES S and 6 Figure 5 illustrates ~n simplified funct~onal block diagram form the order o~ actions performed during a transfer of information between communIcation busses. Figure 6 illus-trates the same order of acti~ons by way of a timIng diagram.
Referring to Figure 5, a request cycle (BSDCNN~ isgenerated by a device-interfacing with a communication bus ~0. During the request cycle, the file register 61a location correspond~ng to the type of cycle being requested is scanned to deter~ine if another request presently resides in the register $~1e. In the e~ent that the file register location is empty, t~e data associated with the BSDCNN signal is stored in the local fi~le register 61a. ~urther, it is determined whether or not the associated ISL interface unl~t 62a may act as an agent for the communication bus 60 request. If not, the BSDCNN signal is ignored. In the event that t~e ~S~ inter~ace unit may accept the sIgnal, an ACK, NAK or WArT response may be transmitted to the communication bus 60. More particularly, i~ the device to which a communi-cat~on ~s to be trans~itted is a memory unit interfacing witha communication bus 63, an ACX is normally sent as a response.
If the de~ice is a PCU, nowever, a WAIT is generated until i~t is determined whether or not the peripheral unit shall generate an ACK, NAK or WAIT. Tne combination bus 60 then is freed to continue processing additional cycle requests. In the event the ISL interface unit 62a Decomes temporarily busy a~ter it is determined that the unit ma~ act as agent for the local bus request, the unit responds with a WAIT response.
Upon determin~ng that a device to which information is to be transferred is available, a local ISL cycle is scheduled within the ISL unit 61. The scheduling is required to avoid conflicts with a response or request initiated by communication ~4~

~us 63. When a ~irst local cycle in the ISL unit is completed, the ISL interface unit 62a is loaded with address, control and data signals from the communication bus 60. A second local cycle is not initiated until a remote cycle i~n ISL un~t 64 is completed to empty the ISL
interface un~t. In conjunction with the scheduling, the ISL units also ~ollow a priority sche~e wherein memory requests supersede those to other devices, and local cycles supersede remote cycles. When the ISL unit 64 enters into a re~ote cycle, the i~nformati~on stored tn the ISL interface uni~t 62a is transferred to a file register 64b. At this tlme, the ISL un~t 64 attempts to issue a MYDCNN signal to the com~unlcati~on Bus 63. When a bus cycle is provided to tRe ~SL uni~t 64, the information stored in the file register 64B is forwarded to an addressed device interfacing with the co~unication bus 63. The information supplied by the com-~unlcation bu~ 6~ thereby IS transferred su~stant~ally in its ori~gl`nal fo~m to the co~mun~cation Bus 63.
In the e~ent a de~i~ce interfacing with the communication bus 63 i~n~tiates a cycle request to communicate with a device interfacing witIl the communicati`on Bus 60, the above-described operation i~s repeated with the local cycle opera-ti~on occurring in the ISL unit 64 and the remote cycle operatl`on occurring in the ISL unit 61. More particularly, tne communi~cation Bus 63 issues a BSDCNN signal which is stored in a file register 64a. A local ISL cycle then is initiated to store address, control and data signals from communlcatlon Bus 63 into an ISL interface unit 62b. Upon the occurrence of a remote ISL cycle in ISL uni~t 61, the l'nformation stored in the ISL interface unit 62b is supplied to the commun~cat~on bus 6Q by way of a file register 61b.
~ eferring to Figure 6, a waveform 65 illustrates a BSDCNN signal issued By a communication bus in response to a cycle request, and a waveform 66 illustrates the occurrence ~ ~ ~7~

of local ISL cycles. A waveform 67 illustrates the time peri-od during which information is transferred from a local f~le register, through an rsL interface unit to a remote register file. A waveform 68 illustrates the occurrence of remote ISL cycles, and a waveform 69 illustrates a time period during which communication between a remote register file and a device interfacing with a remote communication bus is established.
It is to be understood that the waveforms of Figure 6 illustrate representative and not precise time periods. It is the order of occurrence which IS essential, not the duration.
~ fl'rst local communication bus generates a BSDCNN sig-nal represented by pulse 65a, which is received by a local ISL unit interfacing with the communication bus. If the interface unit is available, information supplied by the local communication bus is stored in the interface unit.
The local rSL unit thereupon enters into a local ISL cycle represented by pulse 66a during which a response to the BSDCNN signal may be generated to indicate the availability 2a of an ISL interface unit. Upon the occurrence of a transfer cycle pulse as illustrated at 67a, a remote ISL cycle re-quest is scheduled. During a remote cycle as illustrated by pulse 68a, information stored in the ISL interface unit is forwarded to a remote file register interfacing with a remote communication bus. A bus cycle request thereupon is made by the remote ISL unit, and a bus cycle is made available to the ISL unit on a priority basis. During this time period as illustrated by pulse 69a, a BSDCNN cycle is generated on the remote communication bus in response to pulse 69a to establish a communication channel between a device inter-facing wlth the communication bus and the remote file regis-ter~ rnformation supplied by the local communication bus thereupon is placed upon the remote communication bus. The 7'~1~3 device addressed by a channel number comprising the informa-tion then may receive th~ ~nformation and issue an ACK sig-nal, or in the alternative issue either a NAK or WAIT
signal as before described.

Figure 7 illustrates in functional block diagram form a further system architecture embodying the invention, wherein plural communication busses may interface with a sin~le communication bus to which all PCUs of a data pro-cessing system may be interfaced. Further, if a virtualmemory concept is adopted, remote system memory units may be interfaced with one communication bus, while local system memory units may be interfaced with those communica-tion busses directly communicating with CPUs.
Referring to Figure 7, remote memory units 70-72 and ISL units 73 and 74 are in electrical communication with a communication bus 75. ISL unit 73 further is in electrical communication ~ith an ISL unit 76 connected to a communica-tion bus 77. In addition, ISL unit 74 is in electrical communication with an ISL unit 78 connected to a communica-tion bus 7g. A CPU 80, an ISL unit 81 and a local memory unit 82 also are connected to the communication bus 79. In addition, a CPU 83, an ISL unit 84 and a local memory unit 85 are connected to communication bus 77.
The system architecture thus far described accommodates the use of virtual memory concepts wherein CPU 83 may access not only local memory unit 85, but also remote mem-ory units 70-72. In like manner, CPU 80 may access local memory unit 82 and remote memory units 70-72.
ISL unit 81 further is in electrical communication with an ISL unit 86 connected to a communication bus 87.
rSL unit 84 is in electrical communication with an ISL
unit 88 connected to communication bus 87. A plurality of X ~ ~7~

PCUs 89 also are connected to the communication bus 87 to provide CPUs 80 and 83 access to common information sources.

Figure 8 illustrates the data flow through a single ISL unit in a more detailed functional block diagram form.
The control logic for the ISL unit shall be described in connection with the description of Figures 14.
A data transceiver 90 receives data from a local com-munication bus, and supplies such data to a 16-bit data bus 21 connected to the input of a 4 X 16 bit data file regis-ter 92 for storage. The bus 91 also is connected to one input of a bus comparator 93 for comparison with data stored in the data file register 92. The data bit zero line of bus 91 is connected to an input of a master clear generator 94.
The master clear generator further receives a 6-bit initial-~zation instruction by way of bit lines 8 through 16 of a 24-bit local address bus 96. In response to the above-described input signals, the generator issues a master clear signal on a conducting line 97 to reset the ISL unit as shall be further explained in connection with the des-cription of Figures 14.
The bus 96 is connected to the output of an address transceiver 98 receiving address information from the local communicat~on bus. Bit lines 8-16 of the bus 96 are applied to th~ input of an ISL address comparator 99 for address detection, and bit lines 0-9 are applied to the I2 input of a 10-bit memory address multiplexer 100. Data bit lines 0-1 are applied to the Il input of multiplexer 100 during the period of response to I/O output load commands. Bit lines 8-17 of the bus 96 are applied to the I2 input of a 10-bit channel address register 101, and bit lines lB-23 are applied to the input of a function decoder PROM 102. The ~47'~

bus 96 further is applied to a 4 X 24 bit address file register 103 for storage, and to a second input of the bus comparator 93 for comparison with the contents of the data file register 92.
An address receiver 104 receives address information from a remote communication bus, and applies such informa-tion to a 24-bit tri-state address bus 105 which is con-nected to an input of a function code decoder 106 by way of a 4-bit bus 107 comprising bit lines 20 through 23.
The bit lines 20 through 23 of address bus 105 are con-nected to the 4-bit output of PROM 102. Bit lines 5 through 17 of bus 105 are connected to the output of a 13-bit RAM control register 108, and bit lines 0-23 are connected to the 23-~it output of address file register 103 by way of a bus 110. In addition, the bus 105 is connected to a 24-bit input of bus comparator 93, and bit lines 8-23 of the bus are connected to the I2 input of an address multiplexer register 111. Bit lines 14-17 of the bus are connected to the Il input of an address multiplexer 2Q 112. .The bit lines 14-17 of bus 105 are connected to a 4-bit input Il of a 16 X 4 bit CPU source translation RAM
113, bit lines 14-17 to a 4-bit input I2 of a CPU address register 114, bit lines 0-23 are connected to a 24-bit input of ISL interface output drivers 115, and bit lines 8-17 to a 10-bit input I2 of register 101.
Data from a remote communication bus is applied through data receivers 116 to a 16-bit tri-state data bus 117, bit lines 2-15 of which are applied to the input of a 10-bit RAM up-counter 118. The counter 118 applies a 3-bit write 3Q enable control signal to a conducting line 119 and a 10-bit count by way of a bus 120 to inputs of the RAM control register 108. The data bus 117 further is connected to the output of a 16-bit data file transmitter register 121 which applies information from the data file register 92 to the tri-state bus. The input of register 121 is connected to a 16-bit input of bus comparator 93, to the output of data file register 92, and to a 16-bit input I1 of multiplexer 111. A third input I3 to multiplexer 111 is connected to the output of address multiplexer 112, a second input I2 of which is connected to a 4-bit bus 122.
The 16-bit output of multiplexer 111 is applied to the input of address transceivers 123. The output of the address transceivers 123 is applied to the local communication bus.
The data file register 92 supplies data to the bus comparator 93 during local communication bus cycles, to the address multiplexer 111 during response cycles, and to the data file transmitter register 121 during internal ISL cycles.
The bit lines 6-15 of data bus 117 are applied to the Il input of a 1.0K by ll-bit memory address translation RAM 125, a write enable input I2 of which is connected to 20 t~e bit 5 data line of the data bus 117. A third input I3 to the RAM 125 is connected to the 10-bit output of multi-plexer 100. The RAM provides 10 bits of translated memory address data to either the input of a 10-bit memory refer-ence register 126, or to the input of a 10-bit IOLD (input/
25 output load~ register 127. The RAM 125 also applies a hit bit control signal by way o~ a conducting line 128 leading to an input of an internal data multiplexer 129. The output of register 126 is applied by way of a 10-bit tri-state Dus 130 to a second input of multiplexer 129 and tnrough dri~ers 115 to the remote communication bus. The output of register 127 also is applied by way of the bus 130 to the drivers 115 and to a third input of the multi-plexer 129.

~4 ~ f3 sit lines 6-9 of the data bus 117 are applied to the Il input of the register 114, the output of which is applied to the Il input of a 16 X 4 bit CPU definition RAM 131. The I2 Input to RAM 131 is connected to bit lines 0-3 of the data bus 117, and the I3 input to the RAM is connected to the data bit 3 line of the data bus 117. The output of the RAM is applied to a 4-bit input I5 of the multiplexer 129, and to a 4-bit input of Il of the drivers 115.
The bit lines 6-9 of data bus 117 are connected to a 4-bit interrupt channel register 132, bit lines 0-15 to the input of a timer and status logic unit 133, bit lines 10-15 to the input of a 6-bit interrupt level register 134, and bit lines 0-15 to a 16-bit input Il of data multiplexer 129.
The b~t lines 0-4 of the data bus 117 are connected to the input of a 5-bit mode control register 135, bit lines 0-3 to the Il input of a 4-bit CPU source address register 136 and to the ~1 input of the register 136, and bit lines 6-9 to the I2 input of register 136. Bit line 3 of data bus 117 is applied to the write enable input of the CPU destination RAM 131.
The 4-bit output of register 132 is applied by way of bus 122 to the I2 input of address multiplexer 112 as before described~ and to a 4-bit input I4 of the data multi-plexer 129. The logic ~nit 133 applies ISL status bits to the r3 input of data multiplexer 129, and the output of register 134 is applied to the I2 input of the data multi-plexer. The output of the mode control register 135 is applied to control logic to be further explained in connec-tion with the description of Figures 14. The 4-bit output of t~e register 136 is applied to the I2 input of the RAM
113, tne output of which is applied to the Il input of a data multiplexer 137.

~ 1 4~7~

The I2 input to the data multiplexer 137 is connected to the output of data multiplexer 129, to the I3 input of a data multiplexer register 138, and through Isl output drivers 139 to the remote communication bus. The output of the data multiplexer 138 is applied to the I2 input of the data multiplexer 138. The Il input to the data multi-plexer 138 IS connected to the ISL address output of a hex rotary switch 140, and the output of the multiplexer is applied through data transceivers 141 to the local communica-tion bus.
The multiplexer 138 provides a 16-bit output to the transceivers 141. Bits 6-9 o~ the output are supplied by multiplexer 137, and bits 0-5 and 10-15 are supplied by multiplexer 129. ~its ~-15 of the multiplexer 129 output are applied to the drivers 139.
One input of a 1024 X l-bit RAM 142 is connected to the output of the register 101. A write enable input I2 to the RAM 142 is connected to the bit 4 line of data bus 117, and the output of the RAM is applied to the I8 input of the data multiplexer 129.
Control logic to be further explained in connected with the description of Figures 14 applies control signals on conducting lines 143-145 leading to inputs of a cycle generator 146. In response thereto, the generator 146 issues timing signals as shall be further explained.
A brief descr~ption of the operation of the communica-tion busses shall be made to provide an understanding of the types and formats of commands and other information received by an rSL unit from a communication bus. The 3Q description of the ISL/bus interface then shall be followed by a description of an ISL-to-ISL interface, and a descrip-tion of the operation of the ISL unit of Figure 8 in response 7''~.9 to specific bus cycle ~equests.
A communication bus provides a common communication path for all devices interfacing with the bus. The bus is asynchronous in design, thereby permitting devices of varying speeds to operate efficiently in the same system.
The bi-directional characteristic of the bus permits any two devices to communicate at a given time. The transfer of information between the devices forms a master/slave relationship, with the device requesting and receiving access to the bus becoming the master and the device being addressed by the master becoming the slave.
All information transfers are from master to slave, and each transfer is referred to as a bus cycle. The bus cycle is the period of tl~me in which the requester (master) asks lS for use of the bus. If no other device of a higher priority has made a bus request, use of the bus is granted to the requester (master). The master then transmits its informa-tion to the slave, and the slave acknowledges the communica-tion.
If the master's request requires a response, the responding slave unit assumes the role of master, and the requesting unit (previous master) becomes the slave. Com-munication between a master and slave requires a response from the slave when the slave is transferring data. In this case, the request for information requires one cycle, and the trans-fer of information back to the requester requires an addi-tional bus cycle to complete the task.

~ 9 A master un~t may add~ess any other device on the bus as a slave unit by placing the slave unit address on the address lines of the bus. There are twenty-four address lines, which can have either of two interpretations depending on the state of a ~emory reference (BSMREF) signal. If the BSMREF signal is at a log~c one level, the following format applies to the address lines;

_ I
Memory Byte Address LSB
I~f the BSMREF signal is false, the following format applies to the address li~nes:

¦ ~arying ¦ Channel Number ¦ Function 1 Uses of Destination Code _ . _ Three types of communications are permitted over a bus:
memory transfers, I~O transfers and interrupts. When devices on a bus are transferri~ng control information, data or inter-rupts, they address each other by channel number. Along with the channel number, a 6-bit function code is transferred to - specify the functions to be performed.
When a ~aster unit requires a response from a slave unit, the master unit transitions the bus write (BSWRIT-~ signal to a logic zero level. In addition, the master unit provides its own identity to the slave unit by means of a channel number.
This is coded on the data lines of the bus as follows:

Source Channel Varying I Number Uses ~1~4f ~9 A channel number exists for every device in a system except for memory, which is identified only by a memory address. The channel number of a slave unit appears on the address bus for all non-memory transfers. Each device compares that channel number with its own internally stored channel number. The device which detects an equivalence is the slave unit, and must respond to that cycle. The response cycle is directed to the master unit by a non-memory reference transfer. A second-half bus cycle (BSSHBC-) signal accompanies a transfer to identify the bus cycle as the one awaited by the master unit.
CPU channel numbers are restricted to the ran~e of 16 through OOF16. The six most significant bits of the channel number are fixed as zeros by the CPU logic, and only the least significant four bit are variable. CPU
channel numbers are not used by any other devices.
Tables 2A and B list the common types of bus operations, each requiring either one or two bus cycles. Information transfers that are considered write operations require one bus cycle, while transfers that are considered read oper-ations require an additional bus cycle for the response.

~1 ~ 4 ~

_ ___ ___ __ _ a L ~ ~-- F ~- 1 ~ ~ ~ I A ~
_ __ . ~ N~ N ~ ~ N ~ N ~ ~N ~ N N f ~ ~ ~ N ~ 1 Z Ll ~ .C C ~ I r Qi S ~) r Q~ ~ ,s: ~\
~1 ~ ~ ~a 2 l ~ æ ~ z E ~a Z ~ Z

C~ ~ u~ I ~ u~ o ~o ~ u~ ~ u~ o~ u~

1~ ~: O _ O _ O ~ O ~ O ~@ O ~ . O h O ~ O ~
~3 ~ ~ ~ - u --. a ~ ~ ~
u~ Y ~ u ~ u u u u u ~: u ~ ::~ :~ :~ :~
~ u lu ~ u u .u_ u u _ ~ ~
OL~ ~ __ __ _ ~--z~. ~ _~ _, _. ~ _, ~ _~ _. _~
o ~ - ~ ~ _ w h 1~1 ~ h ~ ~ a v h ~1 E "'I EO a ~ 8 ~ ~ ~ o ~ a ~ ~J
_ O S ~ _ Y S~ h ~ C ~ w ~ O w o w ~3~ E~ ~ ~ ~ ~ 1~4 ~ ~ 1 z L~
Wl~
l u~ li. ~ ~ ~ ~ 1~.
U ~ I ~ _ ~ 1 ~ ~ ~ E~ E~ E~
IU~ I __, _ I .

-Table 2B Communication Bus Operations Type of Number Of OperationSource Destination Bus Cycles Instruction Fetch CPU Memory 2 5 Operand Fetch CPU Memory 2 Operand StoreCPU Memory Memory ReadController Memory 2 Memory WriteControllerMemory I/O Output Command CPU Controller 10 I/O Input Command CPU Controller 2 I InterruptController CPU l _ Table 3 provides a complete list of the signals used to interface the ~SL logi~c with the bus. The signals fur-ther are illustrated in Figure ~. The following interfacesignals provide the handshake functions required by a device on a communication bus to either initiate, accept, or deny a request for a bus cycle from another device. It is to be understood that in describing the signals, the terms true and false must be interpreted in conjunction with the plus and minus signs associated with the signal mnemonic. For example, a BSREQT- is at a logic zero when true and at a logic one level when false. A BSAUOK~ signal, however, is ~t a logic one level when true and at a logic zero level ~hen false.
The bus request 0BSREQT-I signal when true indicates that one or more of the dev~ces connected to the bus re-quested a bus cycle. When this signal is false, no requests are pending. The data cycle now (BSDCNN-) signal when true indicates that a specific master unit ~i.e., CPU, memory or control unitl has been granted a requested bus cycle ans has ~74~

placed ~nformation on the bus for use by a specific slave unit. When this signal is false, the bus is not busy and may be between bus cycles. The acknowledge (BSACKR-) sig-nale when true indicates to the master unit that the slave unit has received and accepted a specific transfer from the master unit. The negative acknowledge signal (BSNAK~-) indicates to a master unit that a slave unit is refusing a specific transfer. For example, a slave unit may refuse to accept a transfer when a control unit that is busy is addressed for a data transfer. The wait (BSWAIT-) signal when true indicates to a master unit that a slave unit cannot accept a specific transfer at this time. The slave unit may be temporarily busy, and the master unit must initiate successive retries until the transfer is aekno~ledged.
The following signals effect the transfer of information during a bus cycle. The bus data bit lines (BSDT00- through BSDT15) ean be formatted for a ~ingle data word, for ehannel number eoding, for low-order address bits, or for a level of priority deesding dependi~ng upon the operation being performed. Thus, data, address, eontrol, register, or status information ean be refleeted by the 16 data lines of a eommuni~cation bus. The 24 address lines (BSAD00- through BSAD23-) of a bus ean be formatted for a single 23-bit main memory address to select one of eight million words. The address lines ean also be formatted for a channel number eode, ~or an I/O function eode on li`nes 18 through 23, or for a eombinati~on o~ all three for an IOLD operation to be ~urther explained.

-26- ~ ~47~

Table 3 Co~munication Bus Interface Signals ..
SIGNAL TYPE LINES FUNCTION MNEMONIC
Timing 1 Bus Request BSREQT-. 1 Data Cycle Now BSDCNN-1 Acknowledge BSACKR-1 Negative Acknowledge BSNAKR-.1 Wait BSWAIT-. _.
Information . 16 Data BSDT00-through . . BSDT15-24 Address BSAD00-: . BSAD23-Information Control 1 Memory Reference BSMREF-1 Byte BSBYTE-1 Bus Write BSWRIT-1 Second Half Bus Cycle BSSHBC-1 Lock BSLOCK-1 Double Pull . BSDBPL-Status/Error . 1 Memory Error (Red) BSREDD-1 Memory Error (YelIow) BSYELO-1 Data Parity Lef~ BSDP00-. 1 Data Parity Right BSDP08-1 Address Parity (Bits 0-7) BSAP00-. 1 Logic Test Out BSQLTO-1 Logic Test In BSQLTI-Tie-Breaking 1 Tie-Breaking Network BSAUOX+
. . 1 BSBUOK+
1 BSCUOX+
1 BSDUOR+
. 1 BSEUOK+
. 1 . BSSGUOK++
. 1 BSHUOK+
. 1 BSIUOK+
1 Tie-Breaking Network BSMYOK+
Miscellaneous 1 Master Clear BSMCLR-1 Power On BSPWON+
1 Resume Interrupt BSRINT-50 to 60 Hz Clock BSTIMR-.. .

.~.474~
The following signals serve as data, address, and information control signals that effect the transfer and control of information during a bus cycle. The memory reference (BSMR~F-) signal when true indicates that bus address lines 0 through 23 contain a complete main memory address from a master unit. When false, the BSMREF- signal indicates that the bus address lines contain a channel number on lines 8 through 17 with or without a function code on lines 18 through 23, or that the bus address lines contain a ma~n memory module address code on lines 0 through 7. The write (BSWR~T-I signal when true indicates that a master unit is transferring data to a slave unit.
When the signal is false, the initial bus cycle signals a read request, and the data lines of the bus contain the channel number of the requesting unit. If the slave unit accepts the request, it is expected to reply with a read response in a second-half bus cycle ~BSSHBC~. The BSWRIT-signal is true for all operations except a control unit or -a CPU memory read request, and a CPU ~O read command.
These operations require a response request to supply informa-tion to the master unit by way of a separate bus transfer.
The second-half bus cycle (BSSHBC-I signal when true indi-cates to a master unit that the current information gener-ated by a sla~e unit i~s the information previously requested during an initial bus cycle.
The byte ~BSBYTE~l signal when true indicates that a current transfer is a byte rather than word transfer. This signal is used during memory write operations only. The -ock (BSLOCK-~ s~gnal when true indicates that a master unit requested a change in the status of the memory unit lock flip-flop. The BSLOCK- signal also enables a three-cycle, read-modify-write operation which allows the three ~ ~47~t~ ~

cycles to be exectued for a requesting unit without inter-ruption. The flrst cycle is a read cycle during which the address lines of the bus contain the memory address, and the data lines of the bus contain the channel number of the requesting device. The second cycle is a response cycle during which the address lines of the bus contain the channel number of the requesting device, and the data lines of the bus contain data read from main memory. The third cycle is a write cycle during which the address lines of lQ the ~us contain the memory address, while the data lines of the bus contain data to be written into memory. ~ device thus can read and modi~y a specific memory location while preventing any read-modify-write interruption by another device on a bus. Memory can be accessed by other memory requests, however, following the second of the tAree cycles above described.
The double pull (BSDBPL-~- signal wnen true indicates that a master unit is request;~ng a double-word operand from a slave unit. During a first second half bus cycle, the 20 BSDBPL- signal is returned to the requesting unit to indicate that another word followsO
The following signal lines~provide main memory error reporting signals for the avai~lable devices, and two-way bus pari~ty lines for odd pari`ty signals used with the address 25 and~or information bits that are placed on a communication bus. Two lines provide for a bus continuity check, and test the integrity of tne resident logic test in each device. The bus red error signal (BSREDD-) is generated only by a main memory uni~t tnat contains EDAC logic. ~hen true, the signal indicates that memory detected an error during a second half bus cycle of a read operation. The bus yellow error signal (BSYEL0-~ is generated only by a main memory unit that con-tains EDAC loqic. When true, this signal indicates that 7 ~13

-2~-memory detected and corrected an error duri~ng a second half cycle of a read operat~on. The logic level of a bus address par~ty signal (PSAPOO-) provides odd parity for address bits - 0 through 7 (i.e. module address bits). The logic level of a bus data parity left byte signal (BSDPOO-) provides odd parity for bits 0 through 7 of a sixteen-bit data word. The logic level of a bus data parity right byte signal (BSDP08-) prov~des odd parity for the bits 8 through 15 of the sixteen bit data word. The bus quality logic test out-and-in signals (BSQLTO- and BSQLTI-) are static integrity signals which, if continuously true, indicate that each test has been completed successfully. The s-i~gnals are relayed from device to device from one end of the bus to the other and back. This action effectively provi~des a continu~ty check for all available devices.
There are nine signals referred to as tie-breaking sig-nals (BSAUOK+ through BSI`UOK+~, all of which must be true to provi~de an enable for any device that requests a bus cycle. I~f more than one devi`ce simultaneously requests a bus cycle, the cycle is granted to only one device on a positional priority basis as before described. Memory has the hlghest positional priority, and the CPUs have the lowest priority. Under simultaneous request conditions, therefore, the highest priority requesting devi~ce receives true enables from all ni~ne ti~e-~reaki~ng signals. The remaining requesting devices receive eight or less, depending on the relative position of the;r decreasing priority.
A signal ~BSMYOK+~ indicates to a next lower priority devi~ce that a generating device, and certain other devices of a higher positional pri~ority have not requested a bus cycle within a predetermined time period. A bus cycle may be granted if requested, therefore, to a lower priority unit.

... .
The following control signals are asynchronous in relation to the functions they perform in the normal initiation and control of bus cycles. The resume interrupt (BSRINT-) signal when true allows all control units to reissue an interrupt that was previously refused by a CPU via a negative acknowledge signal. The master clear (BSMCLR-) signal indicates that the master clear (CLR) pus~button, located on the CPU control panel, IS depressed or a power-on sequence is in effect.
If either of these conditions exists, an initialize operation is effectively performed in and for all of the available devices. When the bus power on (:BspwoN+I signal is true, i~t i`ndi\cates that al~ syste~ powe~ supplies ~e functioni~ng correctly. Th~s signal transitions to a true state when the power stabilizes, and transitions to a false state several mill`seconds before the power fails.
The communicat~on busses interface with the ISL units by way of a group of transceivers providing the equivalent electrical chaxacte~istics re~ui~ed of all bus connections, thereby allo~ing data, add~ess, and most control signals to 20 be routed to and from the ISL units.
The interface between ISL units is illustrated in broad functional block diagram form in Figure 10. The interface signals exchanged between ISL units is illustrated for con-~enience in ~igure 11 and listed in Ta~le 4.

~147~L19 ~31-Table 4 ISL Interface Signals _ .
NUMBER LOCAL REMOIE
TYPE FUNCTION OF LINES NAME NAME
.~ . Address 24 LCAD00+ RMAD00+
. i through through . LCAD23+ RMAD23+
Data 16 LDAT00+ RMDT00+
through through LDATl5+ RMDTl5+
10 . Recoverable Memory Error(Yellow) l LCYELO+ RMYELO+
Byte Transfer . .. l LC.BYTE+ FILBYT+
Bus Write . l LCWRIT+ FILWRT+
Memory Refer.ence 1 LCMREF+ FIM~EF+
Lock - , 1 LCLO~K+ FILOC~+
Double Pull l LCDBLE+ FILDBL+
Master Clear l BSMCLR- BSMCLR-Resume Interrupt l BSRINT+ BSRINT+
ISL Remote Strobe 1 RMTSTB+ RMTST3+
Transfer Done l XFRDUN+ XFRDUN+
Generate Memory Request l GENMRQ- GENMRQ-Generate Memory Responsel GENMRS- GENMR.S-. Generate Retry Request 1 GENRRQ- GENRRQ-. Generate Retry Response l GENRRS- GENRR~S-. Remote Bus Acknowledge l RMACKR+ RMACKR+
Remote Bus Negative Acknowledge l RMNAKR+ RMNAKR+
Retry Response 1 RMRESP+. RMRESP+
. Answer Acknowledged l ANSWAK+ ANSWAK+
. Translate Channel Number1 XLATOR- XLATOR-Remote Function l FMTFUN+ RMTFUN+
. . ISL Clear l MYMCLR- MYMCLR-. . Twin Connected 1 TWINCN- TWINCN-.. Address Parity Error l LCAPER+ LCAPER+
Data Parity Error l LCDPER+ LCDPER+
35 . Nonexi~tent Memory l NOXMEM- NOXME~I-.. Remote Watchdog Time-Out . l WTIMOT* WTIMDT+
Remote Dead Man Time-Out I l RMTOUT- RMTOUT-The asynchronous i~t~a-I~SL i~nterface is comprised of two i~dentical unidirectional busses as illustrated In PIgure lO,thereh~ provi~di~n~ pa~allel bidirectional pro-cessing between ISL uni~ts. Pigure 11 illustrates the i~nformation transfer on one o~ the two busses. The follow-ing paragraphs provide a ~ri~ef description of the ISL sig-nals appearing on such a ~us.
When a local ISL unit has information to transfer to a re~ote ~SL unit, the local ISL unit issues a remote strobe (~MTSTB+l s~gnal to the remote ISL unit. The remote ISL
unit can identify the ~us cycle type by the state of four control s~gnals that accompany a RMTSTR+ signal. There is one control s~gnal for each ~us cycle type ~i.e.,memory request, memory response, retry request, and retry response).
The remote ISL unit uses the RMTSTR+ signal to strobe the four control signals into the priority network of its con-trol logic, and acknowledges the receipt of information by sending a transfer done bus signal (XFRDVN+) to the local ISL un~t. ~hen the local ISL unit receives the XFRDUN+ sig-nal, the transfer cycle is completed.
The generate memory request (GENMRQ-) signal when true indicates that the local ISL unit has completed a local memory request cycle, and is requesting the remote ISL
un~t to perf~rm a remote memory request cycle. The gener-ate memory response (GENMRS-l signal when true indicates that the local ISL unit completed a local memory response cycle, and i~s requesti~ng the remote ISL unit to perform a ~emote memory response cycle. The generate retry request (GENRRQ-l signal when true indicates that the local ISL
unit completed a local retry request cycle, and is requesting t~e remote ISL unit to perform a remote retry request cycle.

'3 A generate retry response (GEN~RS-L si~nal when true indicates that the local ISL un~t completed a local retry response cycle, and is requesting the remote rs~ unit to perform a remote retry response cycle. A retry response tRMRESP-) signal when true i~ndi~cates that a remote ISL
unit rece~ved a response during a remote retry request cycle. T~e RMRESP~ signal is used ~y the local ISL unit to stroDe two remote communi`cation bus response lines, ACK
and NAK, and to initiate a bus compare cycle. The remote bus acknowledge CRMACKR+) signal when true indicates that the remote twin received an acknowledge (ACK~ response from the remote communicatIon ~us. This signal is used during retry request cycles, ~herein the slave unit response must be obtained prior to issuing a response to a master unit.
A remote ~us negative acknowledge (RMNAKR+~ signal when true indicates that the remote ISL unit received a negative acknowledge rNAKl response from the remote CommunIcation bus. The RMNARR+ signal is used during retry request cycles, wherei~n a slave unit response must ~e obtained prior to ~ssuing a response to a master unit. An answer acknowledged ~ANSWAK+~ s~gnal when true indicates that a local ISL unit has transferred an acknowledge (ACK~ response wh~le completing a local retry request cycle. The ANSWAK+ signal is used by the remote ISL unit as a timing signal when handling the a&sociated retry response cycle.
A translate channel num~er (XLATOR+) signal when true i~ndicates that tne local ISL unit detected a CPU channel number on the local communication bus. On receipt of the XLATOR~ signal, the remote ISL unit performs a CPU channel number translation on bits 6 through 9 of the communication bus. The XLATOR+ signal is used when an ISL unit is trans-~erring CPU-to-CPU interrupts, or processing either an out-put interrupt control command or an input interrupt control command.

~1 47~3 A remote function ~RMTFUN+L signal when true indicates that a local ISL unit has received an ISL command that was addressed to a remote ISL unit.
An ISL clear (MYMCLR-I signal when true indicates that the local ISL unit is performing a clear sequence. A twin connected (TWINCN-~ signal when true indicates that the remote ISL unit is properly connected. An address parity error (LCAPER+~ signal when true indicates that the local ISL unit has detected a communi~cation ~us address parity error. On recei~pt o~ thi~s signal, the remote ISL unit generates incorrect address parity during a remote communica-tion bus transfer. In this manner, the error may Be passed onto the eventual destination before being reported.
A data parity error (LCDPER+~ signal when true indicates that the local ISL un~t detected a communicati~on bus data parity error or a bus red error. On receipt of the LDCPER+
signal, the remote ISL unit generates incorrect data parity and a bus red error during a remote communication bus transfer. In this manner, an error IS transferred to the eventual desti~nation Before the error is reported.
A non-existent memory (NOXMEM-)~ signal when true indicates that a remote ISL unit has received a negative acknowledge (NAK~ response from memory on one of its nonlocked memory write requests. On recei~pt of the NOXMEM- signal, the local ISL unit shall attempt to generate a non-existent resource interrupt. A remote watchdog time-out (WTIMOT+I signal when true i~ndicates that the remote watchdog timer has timed out.
On receipt of the WT}MOT+ signal, the local ISL unit shall attempt to generate a watchdog time-out interrupt. A
remote dead man time-out (RMTOUT-~ signal when true indicates that the remote ISL unit has received no response, i.e.
neither an ACK, NAK or WAIT response.

~4's4~

The trans~er of i~n~ormatian ~et~een I~SL un~ts forms a local/~remote relationsh~p. The rsL unit t~t IS trans-mitting information i~s designated t~e local rsL unit, and the ISL uni~t that is recei~i~ng the information is designated the remote ISL uni~t. All in~ormation transfers between ISL
units are from local to remote, and each transfer is referred to as a transfer cycle.
T~is local~remote relationship is similar to the master/
slave relationship on the communication busses. When a master unit requests a bus cycle on a bus, the ISL unit wh~ch intercepts the cycle becomes a local ISL unit.
~ n other types of bus cycle requests, a slave unit must respond with either an ACK, a NAK, or a WAIT response, with a s~gnificant probability of that any one of the three responses may occur. In such cases, an rsL unit cannot give a meaningful response to a master unit until the des-tination slave unit responds. The following types of bus cycle requests apply: I/O output requests; I/O input requests; memory read request test and set lock signals;
and interruptS.
In the case where one of these types of bus cycle requests- is received at a local ISL unit, the ISL unit responds with a WAIT. The master unit on the local bus then may proceed to reinitiate the bus cycle request until a non - ~AIT response is received. While the master unit is thus occupied, the remote ISL unit addresses a slave unit to oBtain either an ACK or a NAK response. On the next bus cycle request from the master unit, the local ISL shall supply tne slave unit response. The ISL unit that addresses a slave unit on a remote bus becomes a remote ISL uni~t. When the communication requires a response, ho~e~er, a pre~i~ous slave unit becomes a master unit.

~4. '~

Further, a previ~ous remote I`SL unit ~ecomes a local ISL
un~t.
There are three basi~c cycles that are generated in an ISL uni~: local, re~ote, and transfer. A local cycle generally i~s entered to act upon information in address ~i~le regi~ster 103 and data file register g2. A local cycle may also Be entered when no remote cycles or file informa-tion cycles are pending, But an rSL interrupt, a memory time-out or an I~O time-out are pending. Local cycles also occur ~uring a master clear sequence to i~ncrement the R~ counter 118 from a count of zero to a count of 1024, and to initialize all RAM locations in the ISL unit. When an ISL
unit enters a local cycle to process address file and data file information, no transfer cycle can be in progress.
A remote cycle i~s entered into by a remote ISL unit to recel~ve information from a local ISL unit. If local and remote cycle requests are received simultaneously, the local cycle request is honored first. Remote cycles may occur in response to any of four remote ISL commands: generate memory request command, generate memory response command, generate retry request command, or generate retry response command. To enter a remote cycle, an ISL unit must not be in either a local cycle or a bus compare cycle.
A transfer cycle is entered to transfer information from a local ISL unit to a remote ISL unit. A local ISL
unit transferring data to a remote ISL unit generates a transfer cycle, and causes a corresponding remote cycle to occur. The transfer cycle is terminated by the local ISL unit upon detection of a remote cycle in the remote 3Q ISL unit.
In generating the above-described cycl~s, an ISL unit may be in one of three ma~or logic states. More particularly, a CPU command may load the mode control register 135 with ~L47~1'3 b~t patterns to place an ISL uni~t ~n one of three major logi~c states: clea~, s~top and on~line. Transit~ons between states occur l~n response to an ~/O output control co~mand or a power-on sequence, The P~O commands may be initiated from eitAer tHe local or tHe remote communication ~usses.
The clear state is transitory. It is entered when an I/O output control command requests an ~SL unit initializa-tion, or ~hen a power-on sequence is initiated. In the lQ clear state, a local CPU may reset the local ISL unit by setting eacn translation memory cell of RAM 125 to a logic one level, and ~y clearing all other register and RAM
locations. As a result, the ISL configuration information ~s remo~ed from RAMs 113, 125, 131 and 142. The ISL unit, tRere~ore, does not respond to any Dus cycle except those d~rected to an ISL channel numBer.
An rSL unit enters a stop state either automatically from the clear state, or in response to an I/O output control command that requests the ISL unit to enter a stop state.
When the stop state is entered from an on-line state, the ISL uni~t retains all configuration information in the RAMs 113, 125, 131 and 142 that existed prior to the stop state.
Whi~le in the stop state, the ISL unit does not respond to any bus cycles except those that are directed to the ISL
un~t's channel number. It i~s only during a stop state that the ISL un~t accepts I/O commands to change the con-~gurat~on i~nformat~on.
The on-line state is entered in response to an I/O
output control command specifically requesting the ISL
unit to enter the data transfer mode. In the on-line state, the ISL uni~t responds to ~us cycles d;rected to the ISL channel number provi~ded that they are not configuration control commands, and to bus cycles directed to locations ~4~

in ~AM 142 h~ing a logi~c one h~,t re~erred to as a channel hit bi~t, and to locatio~ i~n R~ 125 h~i\ng a logic one bit re,ferred to as a me~ory hi~t B~t, ~he ISL uni~t can ~e configured, howeve~, to operate i~n a special test mode.
The test mode relates to Bus responses occurring during a test and ver~ficatlon to ~e ~urther described.
An ISL unit further may be placed in one of five logic control modes ,indi~cated ~y an r/O output command word. Tne control modes ~nclude the clear mode, the stop ~ode, tne resume mode, the wraparound mode, and the NAK
xetry mode.
The clear mode as indicated by the control mode regis-ter 135 occurs when any one of the following conditions exist~ a master clear function is activated during the application of po~er to the ISL unit; (2~ a power failure occurs; t31 an initialize bit tdata ~it line zero of ~usses qO or 116I is enabled in an output control command;
or (4~ a master clear function is activated when a master clear push~utton is depressed on an operator control panel.
The occurrence of an~ of the first three conditions results in the initialization of all configuration data in the ISL unit.
When a ~us master clear function is activated, the ISL
unit remains in a current logic state, and the ISL con-f~guration remains unchanged. A master clear sequence is ini~t~ated simultaneously in both the local and remote ISL
un~ts. Tne sequence continues until the ISL registers ~nclud~ng ~nterrupt channel register 132, the interrupt level reg~ster 134 and the mode control register 135 are cleared. The interrupt level of the ISL un~t thereby is set to zero. Local retry cycles are generated during the master clear sequence, and the RAM counter 118 is incremented to a count of 1,024 (CNTRlK~. When the CNTRlK signal is .~ ~1 47~1~

valid, it causes the master clear sequence to terminate.
All RAM locations of the ISL unit thereupon are initialized, and the ISL unit thereafter responds only to bus traffic that is directed to its unique ISL channel number.
When ;n the stop mode, an ISL unit responds only to bus cycles that are directed to ~ts own channel number.
Any instruction that tries to communicate through the ISL
unit is ignored, and results in a time-out as shall be further described. Any memory or I/O read cycles that are accepted before entering a stop mode are completed prior to entering the stop mode.
In the resume mode, the ISL unit returns to the on-line state. The ISL unit responds to bus cycles directed to its ISL channel number provided that they are not configuration control commands. In addition, the ISL unit is responsive to the occurrence of hit bits at the outputs of RAMs 125 and 142.
The7relationship between the logic states and the logic control modes which an ISL unit may assume are illustrated in Figure 12. The three logic states which an ISL unit may assume are the on-line state 150, the stop state 151, and the clear state 152. If an ISL unit is in the on-line state, and receives an I/O output control word command to enter a resume logic control mode, the on-line state is re-entered as indicated by logic control loop 153. If the logic decision flow is to transition from the on-line state 150 to the stop state 151, the ISL unit must enter a stop logic control mode to effect such a transition.
Upon receiving an I/O output control word commanding the ISL unit to enter a stop logic control mode while in the stop state, the stop state is re-entered as illustrated by the logic control loop 154. If the ISL unit is to transition from the stop statc 151 to the clear state L52, .~ ~ 4 ~

--'10--the ISL unit must enter the clear logic control mode to effect that transition. The clear state 152 is a tem-porary as indicated by dotted lines in Figure 12. Upon entering the clear state, the ISL unit automatically transitions to the stop state 151 as indicated by the dotted logic path 155. The clear state also may be entered from the on-line state 150 by means of a clear logic control mode, and in response to a power-on or a power-off action. If a power-off condition occurs while the ISL unit is in the on-line logic state, the ISL
unit shall rema~n in the on-line state for approximately 1.5Q miliseconds to allow a notification of status between communication busses.
When an I/O output control word command is stored in the mode control register 135 of Figure 8, the output of the regi~ster signals to the control logic the type of ISL
response which is required. When bit zero is at a logic one level, a master clear control mode is entered. When bit one is at a logic one, however, a resume logic control mode is entered. A stop logic control mode is entered when bit one is at a logic zero level. Bits two and three of the register 135 control the wraparound logic control mode, and bit four controls the NAK retry logic control mode. More particularly, the ISL unit issues a NAK response when bit four is at a logic one level, and a WAIT response when bit four is at a logic zero level.
It is to ~e understood that neither the wraparound nor the NAK retry logic control modes are shown in the state di~agram as they have no effect on the ISL logic states. The wraparound logic control mode is a test condit~on during which the local and remote ISL units, and the intra-ISL interface logic is tested. The NAK
retry log~c control mode allows a NAK response to be :~14 ~ 3 sent to a device that has requested service during an ISL busy condition. This control mode is used to temporarily remove a device of higher priority from a communication bus while the ISL responds to a CPU.
The operation of the ISL unit of Figure 8 shall now be described. In operation, information is received from the local communication bus by way of transceivers 90 and 98, and stored in registers 92 and 103. The registers 92 and 103 together provide four forty-bit storage locations (zero-three~ for identifying the type of information transfer which shall occur. A
memory response (MRSl ;~s assigned the highest priority locati~on, location three. The next highest priority is accorded to location two in which a memory request (MRQ) is stored. A retry response tRRS) is stored in location one and a retry request ~RRQ~ is stored in location zero.
There are two distinctly different logic decision paths taken by an ISL unit in handling bus cycle requests.
In one, the ISL unit responds to a bus cycle request without first interrogating a remote bus. In the second, the actual response of the destination unit ~ust be obtained by an ISL unit before a response may be made to a bus cycle.request. For each bus cycle request, there are three possible responses, an ACK, NAK or WAIT.
The ISL responds to the follo~ing types of bus cycle requests with an ACK response if the file location is not full, or with a WAIT response if the file location 30 i8 full. The ISL unit never responds to such bus cycle requests with a NAK response: memory read request, memory write request; memory read response; memory read request and reset lock; memory write request and reset 7'~

lock; and I/O input response.
It is important that the ISL unit respond to bus cycle requests, and free the ~us to avoid an un-necessary decrease in bus cycle speeds. If an ISL
unit accepts a memory request cycle and receives a NAK
response on the remote bus, therefore, the ISL unit must initiate a non-existent resource interruption on the local bus for a write cycle, or generate a second-half bus cycle wi~th bad parity for a read request using a memory hang-up timer as shall be further described.
A local MRQ cycle occurs in response to an activity bit being set in the file registers 92 and 103 at the time local bus information is stored. The memory request is generated to accommodate reads or writes in remote memory. In the case of a read, location two of registers 92 and lQ3 remain filled and are not reset until a response is received from remote memory. The response in the form of MRS data is loaded into the location three of remote ISL registers corresponding to registers 92 and 103 of 2Q Figure 8. The remote ISL unit thereafter contends for an ISL cycle to transfer the MRS data to the receivers 104 and 116. The MRS data thereby is applied by way of busses 105 and 117 to transceivers 123 and 141 leading to the local communication bus. MRS address information is obtained from data file register 92 during a remote MRS cycle in the local ISL unit. Upon completing the transfer of data from the remote communication bus through the ISL unit of Figure 8, a new request may be received from the local communicatIon bus.
3Q It is understood tnat there are four communication bus cycles involved in a read operation between communica-tion busses linked by ISL unit pairs. By way of contrast, a read operation on a single communication bus would 7~

involve only two bus cycles. Each local bus cycle presented to an ISL unit must be duplicated on a remote bus. The number of cycles required for an information transfer between communication busses thus is doubled over that required for single bus information flow.
Two further information transfers, the RRQ and RRS
shall be described. The RRQ (retry request) is never acknowledged with an ACR signal initially. A WAIT must initially be issued until a response is received from a device on the remote bus. An RRQ transaction occurs, for example, when a memory location must be sensed to determine if it is being used. If not, the data in the memory location may be modified or replaced. Once an RRQ request is made, a full bit is set in location zero of registers 92 and lQ3 to indicate a busy condition.
A local ISL cycle thereupon is generated, and is followed by a remote ISL cycle and a remote communication bus cycle as before described. When a response such as an ACK, ~AK or WAIT is recei~ed from the remote bus, the response and a remote response control signal (RMRESP~ are for-warded to the local ISL unit. ~t is to be understood that a WAIT response is indicated by the absence of an ACK or NAK response.
As before described, when an ISL unit receives a bus cycle request, selective bus control signals are interrogated to define which of four locations in file registers 92 and 103 are used in capturing the binary coded information on the bus. Each of the four locations has associated therewith a location busy bit referred to 3Q as a full bit. The full bit is set true when an associated location is loaded and designated to be acted upon by the ISL unit. Such designation occurs in association with the generation of hit bits by RU~s 125 and 142 of Figure 8.

The full bit inhibits further information from being loaded only into the associated location. The other three-locations of registers 92 and 103 may be loaded if an associated full bit is not set. A full bit is re.set whenever the contents of the associated location are no longer needed for internal ISL use. By way of example, the memory request location full ~it shall be reset when the ISL interface output devices 115 and 139 are loaded during a local MRQ memory request cycle of a memory write operation. In the case of a memory read operation,-however, the full bit is not reset until the remote memory response cycle (MRSCYR) occurs.
Also associated with each location of registers 92 and 103 is a local activity bit referred to as a "2DO"
bit which drives the cycle generator 146. More particularly, the cycle generator is driven by the activity bits of the local ISL unit (FIL2DO-~, and a remote activity bit (RMT2DO-).
When a local cycle is generated, the associated activity bit is reset.
Upon the occurrence of an idle state in the local ISL
unit and bus cycle request on the local bus, a bus compare cycle is initiated in the local ISL unit. The bus com-- parator 93 compares the entire 40 bits of location zero of t~e file registers 92 and 103 ~ith t~e informatIon received from the local ~us transcei`vers 90 and 98. If an equivalence occurs, the ACK, NAK or WAIT response received from the remote bus is forwarded to the requesting device on the local communication bus.
It is thus apparent that whenever a device on the 3Q local bus requests a bus cycle on the remote bus, that device is issued a WAIT by the local ISL unit until a response is received from the remote bus. If the response is an ACK or a NAK, the local device shall not continue ~ ~ 4 ~ ~19 to retry. As long as th~ response is a WAIT, however, the local device shall continue to cause RRQ signals to be generated. CPUs cause an RRQ signal to be generated in an ISL unit when I/O commands or a memory test and set instruction is issued. ~CUs may cause RRQ signals to be generated when an interrupt command is issued to a CPU
on a remote bus.
If a WRITE operation is requested, the full bit in the registers 92 and 103 is reset when the information stored in file registers 92 and 103 is loaded into drivers 115 and 139. Further communication requests thereafter may be made from the local bus. If a read operation is requested, however, the CPU enters into a WAIT state until data is received from the remote bus. The full 15 bit of registers 92 and 103, therefore, remains set until data is received from the remote bus.
In a multiple CPU environment, the bus comparator 93 may indicate a non-equivalence in the event a high priority CPU on a local bus attempts to access a local ISL un~t that has previously stored information from a lower priority CPU into the file registers 92 and 103.
In order to avoi~d a CPU deadlock, NAK retry logic to be further discussed is acti~ated by the lower priority CPU to issue a NAK signal to the higher priority CPU.
It is to be understood that the structure of the ISL unit illustrated in Figure 8 provides plural communica-tion paths between the local and remote communication busses. More particularly, the local ISL unit may have four ~nformation transfer transactions queued in the 3Q registers 92 and 103 -- RRQ, RRS, MRQ and MRS. One of the transactions may be active during a local ISL cycle while the other three are pending. During this period, only selected control signals from the remote ISL unit are received. Other information supplied by the remote ISL unit to receivers 104 and 116 is inhibited. Upon completion of the local and other pending cycles, the local ISL unit shall enter into a remote cycle during which the information at receivers 104 and 116 is passed along tri-state busses 105 and 117 respectively to trans-ceivers 123 and 141. A typical operation of the local ISL unit thus may proceed in the following manner. The local communication bus may generate a ssDcNN to the local ISL unit to load the file registers 92 and 103.
The remote ISL unit thereafter may supply information to receivers 104 and 116. Since a local cycle takes priority over a remote cycle operation, the information in regis-15 ters 92 and 103 first is applied along tri-state busses 105 and 117, respectively, to the remote ISL unit by way of interface output drivers 115 and 139. The logic level of the tri-state busses 105 and 117 thereafter is changed to apply the outputs of receivers 104 and 116 20 respecti`vely to transcei~vers 123 and 141 leading to the local COmmunicatIon bus.
~he four types of transactions, the priority levels assigned to the transactions and the Isl cycles, and the ISL architecture act in concert to provide ISL information transfers without substantially affecting the communica-tion bus rate. rn the preferred embodiment disclosed herein, a bus cycle period is approximately 175-300 nano-seconds. Within this approximated range, no affect to the information flow on the communication busses has been detected.
A more detailed explanation of the data flow between the local and remote communication busses now shall be prov~ded in light of the foregoing overview. The ISL

-~7-units operate in two modes, an information transfer mode and an ISL configuration mode.
In the information transfer mode, an initial BSDCNN
from the local communication bus is received by trans-ceivers 90 and 98 of Figure 8, and thereafter respectivelyloaded into registers 92 and 103 if the registers are found to be empty. If a memory request (MRQ) is to become active during a local ISL cycle, local bus information is written into location two of the registers 92 and 103. If the full bit of the registers is not at a logic one, the location two shall be unconditionally loaded with the informati~on whether the local ISL unit is available as an agent for that cycle or not. During the time data information is written into the registers 92 and 103, the transceivers 90 and 98 address the memory address trans-lation RAM 125 by way of multiplexer 100. If a hit bit, to be further explained, is present at the addressed location, an MRQ i9 initiated. In addition, the memory address data in the addressed locationof RAM 125 is loaded into memory reference register 126. When the local ISL unit undergoes a local cycle, therefore, a memory address is available.
Memory translation occurs at bits 0-9 of the RAM
125 output. The bits a-s represent up to 1,024 8.0K
modules of memory, while the bits 10-23 represent one 8.0K module. There are, therefore, a total of 8.0 mega-bytes of memory that may be addressed by way of the communication busses. The RAM 125 provides a means for translating any one of the 1,024 8.0K modules addressed during a memory request cycle. The translation accommodates communication between devices on separate communication busses, wherein like memory devices may have same address assignments.

.~47Æ~:~
-~8-Each ISL unit contains a 1,024 bit channel number RAM such as channel mask RAM 142. Each bit of the RAM
is called a hit bit, and represents one channel number.
~ore particularly, the channel number hit bits represent those channels that do not actually exist on the local bus, but which require the ISL unit to respond. The ISL unit accepts any non-memory reference whose channel number corresponds to a channel number hit bit at a logic one level.
Upon completing the loading of location two of data file register 92 and address file register 103, a memory request full bit is set if each of three events occur:
a memory hit bit is issued by the memory address trans-lation RAM 125, the memory reference signal received from the local bus ;s true, and the bus lock signal from the local bus is false. The full bit in turn causes an activity "2DO" bit to be set, thereby driving a cycle generator 146 and initiating a local MRQ cycle.
During the time period the drivers 115 are being 2Q loaded from registers 103 and 126, a 16-bit data word in the data file register 92 is applied through the data file transmitter register 121 and along the bus 117 to the Il input of data multiplexer 129. The output of ~ultiplexer 129 is selected to the Il input, and applied 25 ~o the ISL output dri~vers 139. Drivers 115 and 139 compri~se the local ISL half of the ISL interface unit 62a oP Figure 5 as suggested by the dotted lines. The remaining half of the interface unit 62a resides in the remote ISL unit 64.
Upon completion of the local cycle, the logic control system issues a strobe to enable the drivers 115 and 139, and thereby initiate a transfer cycle to forward the information from the local communication bus to the 4 iL~

remote ISL unit.
In the event that the remote ISL unit initiates a memory request (MRQ), the local ISL unit of Figure 8 enters into a remote cycle wherein address and data information from the remote communication bus are applied by way of receivers 104 and 116, respectively, to tri-state busses 105 and 117. When the local ISL unit enters the remote cycle, the local ISL logic control system signals the completion of the transfer cycle to the remote ISL unit. The interface between the ISL units thereafter i~ free to accvmmodate further information transfers.
Bits 0-23 of bus lQ5 are applied through the multi-plexer register 111 to the I2 input of transceivers 123.
The 16-bit data word on bus 117 is applied to the Il input of the data multiplexer 129, the output of which is applied through the data multiplexer register 138 to the trans-ceivers 141. When the logic control system issues a strobe to enable the transceivers 123 and 141, information from the remote communication bus is applied to the local communication bus to complete the remote cycle. The preceding explanation has described the operation of an ISL unit under both local and remote cycles in response to a memory request.
If an RRQ (retry request) is received by the local ISL unit from the local bus, information from the local communi~cation bus is applied through the transceivers 90 and 98 respectively to busses 91 and 96. The information i~ loaded into registers 92 and 103 as before described.
Bits 8-17 of the address information, which identify a master device (a device issuing a command) Oll the local communication bus, are applied from bus 96 to the Il input of channel address register 101. In response thereto, the register 101 addresses the channel mask ~ 142.

Lt~ r~ ~

- so -If a logic one bit is present at the addressed location, the output of the RAM transitions to a logic one level thereby identifying the local ISL unit as the agent for the request issued by the master device. The control logic senses the RAM 142 output, and in response thereto sets the RRQ full bit in registers 92 and 103. No further information thereafter may be loaded into the registers until a response is received from the remote communication bus. The control logic further issues command strobes as before described to route the address information stored in the address file register 103 along busses 105 and 147 to the I2 input of drivers 115. The sixteen data bits from the data file register 92 are routed through the transmitter register 121 and along bus 117 to the Il input of multiplexer 129. The register 92, however, may or may not contain valid data. If the master device issued an output or write command, data would be transferred to an addressed device on the remote communication bus. If a read command were issued, however, the only information 2Q which needs to be transferred to the remote ISL unit is the address of the master device. No data need be transferred.
If a read command were received from the local com-munication bus, the address of the master device on the local bus would be stored in the data file register 92.
In addition, the read command would be transferred to the control logic of the remote ISL unit as shall be further explained in connection with the description of Figures 14.
The control logic of the remote ISL unit would sense the read command, and in response thereto issue the address of the remote ISL unit by activating a hex rotary switch corresponding to switch 140. The ISL address thereupon --..)l--would be applied through a data multiplexer analogous to multiplexer 138, and through remote transceivers analogous to transceivers 141 to the remote communication bus during the remote retry request cycle. Upon receipt of a response from the remote communication bus at remote transceivers analogous to transceivers 90 and 98 during a second-half bus cycle, the address information received by the remote transceivers would be compared to the remote ISL address code by an ISL address comparator such as comparator 99. If an equivalence occurred, the comparator would signal the remote control logic. Activity 2DO
bits of location one of the remote address and data file registers thereupon would be set by the remote control logic to initiate a retry response (RRS) cycle in the remote ISL unit. Data from the remote file registers thereupon would be transferred to remote ISL interface output drivers. Upon the initiation of a transfer cycle in the remote ISL unit, the data would be forwarded from the drivers to the receivers 104 and 116 of the local ISL unit. In response to the transfer cycle, the local ISL unit enters into an RRS retry response cycle to forward data from receivers 116 to the transceivers 141 leading to the local bus. ~ore particularly, data received from the remote Isl unit by way of receivers 25 116 is applied by way of bus 117 through the ~1 input o~ multiplexer 129 to the I3 input of multiplexer 138.
The output of multi~plexer 138 in turn is applied through transceivers 141 to the local communication bus. To complete the read operation, the master device address 3Q stored in the data file register 92 is applied through the multiplexer 111 to the transceivers 123 leading to the local bus.

~47'~9 The transfer of information through the ISL units shall now be described in connection with specific I/O
commands passed through the ISL units. The format of such commands are not significant to the ISL units since they are peculiar to a device on a remote communication bus. They merely appear as data to the ISL units, and are passed through the ISL units to a communication bus.
If an output I/O command were transferred by the local ISL unit to the remote ISL unit, an ACK received from the remote ISL unit in response to the I/O command would cause the full bit in registers 92 and 103 to transition to a logic zero. Another information transfer from the local communication bus thereby is accommodated. In the case of a read command from the local ISL unit, however, the full bit would remain at a logic one level until data was received from the remote ISL unit. Further, the data from the remote bus is not allowed to flow back to the local ISL unit unitl an ACK from the addressed device on the remote bus is transferred to the master device on the local bus.
Since the local ISL unit must enter an idle state before a bus compare cycle may be executed, it is con-ceivable that the requested data from the remote bus could be received before an idle cycle occurs. Since the remote control logic assures that data shall not be transferred from the remote ISL unit to the local ISL
unit until an ACK response to a request has occurred, data from the remote bus is stored in the remote data ~le and address file registers until after the appropriate acknowledgement response is made.
When the requested data from the remote ISL unit is forwarded to the local ISL unit, the full bit in the registers 92 and 103 transitions to a logic zero to free the RRQ path for further information traffic.

~l~4'7~

When an input I/O command i5 passed through the remote and local ISL units to the local communication bus, the local ISL unit applies the Isl channel address set in the hex rotary switch 140 through the multiplexer 138 and the transceivers 141 to the local communication bus. The local bus in response thereto generates a bus second-half bus cycle (sssHBc~ signal and a device address. The BSSHBC signal is received by transceiver 90 and the device address is received by transceiver 98.
The device address is compared with the local ISL unit identification code by the comparator 99. If an equivalence occurs, the comparator 99 signals the local control logic.
The control logic thereupon generates an ACK to the local communication bus. It is to be understood that all second-half bus cycles are ACKed and not WAITed or NAKed. Data from the local bus thereafter is immediately stored into the data file ard address file registers 92 and 103. A
local RRS cycle thereafter is queued hy the local control logic, and upon the initiation of the cycle the information stored in the data file register 92 is routed through the data file transmitter register 121 and along tri-state bus 117 to the Il input of the internal data multiplexer 129. The output of the multiplexer is applied to the ISL output transceivers 139. During a transfer cycle, the informati~on at tran3ceivers 115 and 139 is applied to receivers of the remote ISL unit. When information is received at receiver 116 from the remote ISL unit in response to a request from a device on the local communica-tion bus, the address of the local bus device stored in 3Q data file registers 92 is applied through the Il input of multiplexer 111 and the I2 input of transceivers 123 to the local bus. The data from the remote ISL unit is applied along tri-state bus 117 and through the Il input ~47'~3 of multiplexer 129 and the I3 input of multiplexer 138 to transceivers 141.
The memory test and set instructions of the informa-tion transfer mode are memory requests which use the internal ISL retry path to test a remote memory before responding to a local master. The associated data paths are identical to those of a local MRQ cycle, except that address information is retrieved from the memory reference register 126. The remaining bits 10-23 are received from the address file register 103 by way of bus 105 at the I2 input of transceivers 115. Bit 23 is the memory address translation bit for the test and set instruction. It is to be understood that the I2 and I3 inputs to the transceivers 115 are multiplexed.
Thus, in the local ISL cycle, the address information is forwarded from memory reference register 126 and file register 103 to transceivers 115. Data from the data file register 92 is applied through data file transmitter 121, to data multiplexer 129 to the transceivers 139. No translation takes place in the remote ISL unit. The remaining ISL operations in a test and set instruction are the same as for a standard I/O cycle.
Before discussing the passing of communication bus interrupts through the ISL units, a more detailed discussion of CPU channel number translation is required.
In addition to tbe channel number recognition function, an ISL unit performs a channel number translation of any CPU channel number within the range 16 through OOF16.
In the CPU arc~itecture, CPU channel number determines the 3C location of the dedicated memory on a bus. Channel 0 uses locations 0 through 255, channel 1 uses locations 256 through 511, etc. Normally, the lowest priority CPU on a bus is asslgned to channel 0, and the next highest priority CPU on a bus is assigned to channel 1. When like channel number assignments occur on more than one bus, the CPu channel numbers must be translated to avoid conflicts.
Referring to Figure 13, the channel number recog-nition and transaltion information flow is illustratedfor two cases. One wherein a bus cycle request is initiated by a local communication bus, and a second wherein a local response to a remote bus cycle request occurs. In the first case, a destination channel number is applied by way of the address bus 96 in accordance with the format indicated at 156 to the channel number mask RAM 142, and the CPU destination translation RAM 131.
The channel mask RAM 131 contains hit bits for indicating whether a local ISL unit shall accept a particular channel number. A single channel number translation table is stored in two 16 X 4 bit RAMs, one in the local ISL unit and one in the remote ISL unit. The RAM located in the local ISL unit is referred to as the CPU destination channel number translation RAM, i.e. RAM 131. The RAM
located in the remote ISL unit is referred to as the CPU
source channel number translation Rl~, i.e. RAM 113.
In the second case wherein a local response to a remote bus cycle request is made, a source channel number is applied by way of data bus 91 to the CPU source chan-nel translation RAM 113 of the remote ISL unit.
Each ISL unit also includes a channel number selèctor.Referring to Figure 13, the local ISL unit includes a channel selector 157 and the remote ISL unit includes a channel selector 158. Either the non-translated channel numher for non-CPU channel numbers, or the translated chan-nel number for CPU channel numbers is selected. The translated channel number is selected whenever one of the following three conditions occur:

(1) The CPU channel numbers on the address bus are translated by the destination translation table; (2) the CPU channel numbers that are on the data bus during CPU to CPU interrupts CPU to CPU are translated by the source translation table; and (3) the CPU channel numbers that are on the data bus as part of an Output Interrupt Control Command are translated by the source translation table, except when directed to the ISL.
The formats of the destination and the source lQ channel number information applied by the remote ISL
unit to the remote communication bus are illustrated at 159 and 160, respectively.
There are four conditions under which a CPU
translation occurs. In the first, a local communication bus device may attempt to interrupt a CPU on a remote communication bus. The local ISL unit thereupon shall initiate a local RRQ retry request cycle upon detecting a hit bit in the addressed cell of the channel mask RAM
142 if the location zero of file registers 92 and 103 is empty. The ISL interface output drivers 139 are loaded from the internal data multiplexer 129, the Il input of which receives data from the data file transmitter register 121. Bits 0-13 and 18-23 of the ISL interface output drivers 115 are loaded from the address file register 103, while bits 14-17 are loaded from the CPU
destination RAM 131. The RAM 131 in turn is addressed by the CPU address register 114 receiving the bits 14-17 output of file registers 103.
A second condition occurs when an I/O command to a

3~ remote communication bus deivce is comprised of a function code of 03. Such a function code identifies an output interrupt control instruction.

~4~

During a remote RRQ cycle, bits 6-9 of bus 117 are applied through register 136 to address R~ 113. The output of the RAM is applied through data multiplexer 137, mult~plexer register 138 and transceivers 141 to the local bus. ~he RAM 113 output thus replaces the data bits representing a CPU channel address within the interrupt control informati~on to be applied to a device on the remote communication bus~
In the third condition, the information flow is lQ identical to that of condition two, except that the CPU source translation RAM 113 represents the source CPU channel address in the data field of a local CPU to remote CPU interrupt. The data field in the interrupt command contains the address of the source of the interrupt and interrupt level information.
The fourth condition occurs in the event an I/O
command to a remote communication bus device is found to have a function code of 02, which identifies an input interupt control command. During the local RRS
retry response cycle in the remote ISL unit, which is generated in response to a second-half bus cycle from the addressed device on the remote communication bus, data bits 6-9 from data file transmitter register 121 are applied through the CPU address register 114 to the CPU destin-ation RAM 131. The output of RAM 131 is loaded intob~`ts 6-9 of the ISL interface drivers 139. Bits 6-9 represent the address of a remote CPU to be interrupted.
Referring again to the passing of I/O commands through the ISL units, it is to be understood that an 3Q interrupt is a cycle generated by a CPU or a PCU, and issued to a CPU. More particularly, during a BSDCNN cycle, the address information received from the local communica-tion bus by way of transceivers 98 is presented to the -5~-channel address register 101 to address one of a 1024 locations in the channel mask RAM 142. If the output of R~M 142 transitions to a logic one level, the local ISL
unit of Figure 8 becomes an agent for the BSDCNN cycle.
More particularly, CPU addresses occur between hex 00 through OF. When the output of RAM 142 transitions to a logic one level and the high order six bits O through 5 of the address information on bus 96 are zeros, the slave is a CPU. Since such an occurrence appears in a bus cycle other than a second-half bus cycle, the cycle is an interrupt cycle. Thus, if the local ISL unit receives the address of a CPU for which the ISL unit becomes an - agent, the bus cycle must be an interrupt cycle. During an interrupt cycle, CPU addresses are translatable.
When it is determined that the local ISL unit shall become an agent for an interrupt cycle, the control logic of the local ISL unit awaits a next RRQ cycle. Upon the local ISL unit entering into an RRQ cycle, the remote ISL unit receives a translated address and data from the local ISL unit. The translated address is applied to the remote communication bus to interrupt the addressed CPU.
The CPU thereupon shall ACK or NAK the interrupt. The ACK or NAK is sent directly back to the local ISL
unit by way of the bus comparator 93 as before described.
If the retry path of the local ISL unit is busy servicing a previous command, an interrupt cannot be processed.
The ISL unit therefore shall NAK the interrupt request, and thereafter generate a resume interrupt command to the local bus when the previous command is fully serviced.

~74~3 The local bus thereupon may again issue an interrupt request to the adjacent ISL unit. If the interrupt were not NAKed then the interrupt would preclude a CPU from acquiring furing communication bus cycles. In the case of multiple CPUs, an ISL control command called NAK R~TRY is provided to accom~odate the condition where a high priority CPU
issues a request after a lower priority CPU acquired a bus cycle awaiting a response. The N~K RETRY response satisfies the higher priority CPU temporarily to allow the lower priority CPU to complete its task. A deadlock which may freeze-up the ISL communication path between communication busses thereby is prevented.
There are two CPU I/O instructions by which a command CPU identifies to a PCU the address of a CPU to be interrupted and the priority level of the interrupt. The two instructions are the output interrupt control instruction and the input interrupt control instruction. Such interrupt control information must be translated if the command CPU is on one communica-tion bus and the PCU is on another communication bus.The CPU source translation RAM 113 and the CPU destination R~M 131 accommodates the translation of interrupt control information. The translation data flow paths are as previously described in connection with condition two and condition four CPU translations.
To conclude the information transfer mode description of the ISL unit of Figure 3, the operation of the remaining functional devices used during the data transfer mode shall be described with the understanding that the same devices may have further functions during the ISL configura-tion mode. The function decoder PROM 102 decodes local communication bus commands to the Isl unit appearing at ~1~7 ~

bits 18 through 23 of the address information on bus 96.
Such commands may be received during the information transfer and ISL configuration modesO During the information transfer mode, however, the bus commands may include the input status, the input ID code, the reset timers/interupt mask, and the output control word commands.
All of the bus commands are responded to in the ISL
configuration mode as shall be further described.
Table 5 is a decode table for the function 3~ decoder PROM 142.
The mode control register 135 is loaded during the execution of a control word command to be further des-cribed to indicate either aan information transfer mode or an ISL configuration mode operation. The timer and status logic unit 133 includes a watchdog timer which is internal to the ISL unit, an I/O time-out unit, an ISL bus cycle time-out unit, and a communication bus cycle time-out unit which is encountered only when an ISL unit is attached to a communication bus-having no CPUs. The timer units collectively enable the ISL
unit to be transparent to the operation of the communica-tion busses. The logic unit 133 further is comprised of status bit generators indicating the ISL operationmode, the clocks that are enabled, the presence of an interrupt, the type of interrupt, etc.
The interrupt channel register 132 and the interrupt level register 134 are loaded during an output interrupt control instruction to the ISL unit. The interrupt channel and level registers 132 and 134 are used by the ISL unit during an interrupt generation.

'7~

~-7 _ _--~.r _ _ _ ~ _ . _ o-~ . -~
~0~0 ~0~0 0ll~l wollD ~OP0 !~ii , P101-0 wO~0 7~ , ~0UD~ollO ~P,o~.7 ~OP0 wO~lP o5 D~CuO i i _ . ~ O~C bO. _ _ _ Ott 110. i il ~; ~ tC 11t~ i _ ; ~10. ~Ir~ ~;~2 ;1 ~ 0 _ . ~ ._ ~2 ~ 35,_ ,, . _ ~ . '~67- l ~ ~ ., ,l'5~_ j--~_ ~ ~ _ . 2,~5 T 2 _ 5~ 3~ ~ _~6 69 _ ~ _ 15a _ _ _ _ _ 20a D0 ~

4 4 _ _ 56 ~ .. ¦ _ _17 _6a J~ ~B_ , 9E _ _ . 209 Dl 1 ' . 1 .

5 1 5 _ _ . _ sr ~ _ l _ 1026C 1~ _ _ 9 9r_ _ _ _ . 210 02 1 ~l 7 _ _ 59_ 30 . -t 10 6D . ~ . 161 --0 _ _ . 212 oD3 ~ ;

~ _ ~z ~E_ ~ _ I,2 -7V, ~ _ ! 2 ~2 _ _ ~ 2,~ D~
~ _ . _ 6~ SF. 1 _ 1 l 4 72 - I 1 - _ ! 6 ~ _~5 2 16 Qs 1~1~
12 I C _ . _ ff4 41~ _ l _ 11573 lL 1-~6~ 4~ 1 l ~i - ~2~r Dg -l~r 13- 1 ~ - - .. _ C5 - 4l ~ a~ _ - 116 7~ ll~ _ 167 __ i ~ m -2l8- 01~ llT .
1~ I E _ _ _ . _ 6~ 2 i a ~ _ _ 75 Tr _ . I --4~ _ T 219 D~ r ~ ~
~5 1 ~ _ ; _ C7 3 i ~ ili ,~ 115 711 _ 1~ _ 169 A9 _ ,_ I 2ia--_C_ ~ ~
l~ r~ I ~ ~ : I 1,9 77 I~ _ Ir~_ ~ _ I 2~, OD m !r I 1l _ ~ _ ~ 4~ . I ~ 120 7~ Il _ ~ ~r~ ~ T i~2- * m .f~ _ _ ~ _ 7~ ~ _ l _ I--2l-- n 1~ _ n2 ~ _ I : 2~ ~F 1 1 1 ~ r~ _ _ l _ 7l- ~7- . l _ -122_ ~74 ~I n= _ I 2~ W- rT~
_ ~ _ n ~ l _ 12S 7B - 11 _ _~ _ I 2~ El I~]
- ~ 1~ _ l _ ~- 4~ l _ _t4 ~rC -rL - ~ u - - I ~- ~ -m _ ~- 4A . l _ 12S ~ ~ 17~ ~ _ I ~ ~ rll 2~ l 17 _ ~1 _ ~ 31~ , 1 111 _ _1~ 7~ _ 11~: _ ~7~ -Cl _ _ I ~ ~ -m-~ ~ ~ ~ ~ ~F . , ~ ~F ~ ~: ~ ~ ~ ., ~ ~ i~;l;li r 1~ ~I _ ~o ~ : : I ,29 lir _ 11~ _ ~7~ * _ I , 25ï Er _ ~? ~ . I _~ ;~ 11~ ,~, ~u I
2- 1 IC _ _ I _ ~0 ~ ! I 1!~ ~3~ 1~- _ ~ _ _ ~_ 1~ _ _ 1 T293- ~E9 .~II
.' ~ ~ ID _ _ l _ ~1 ~1~ l l ~ _ _i 1~ _ II~ _ 1~ . _ _ ~1~ 2~ Ll~ .
J~ _ l 2 ~Z l _ ~33 ~ 5 _ I~ _ _1~4 N _ _ T 2~1 e~ -T~'l T1r I _ ~ ~_ : I 1~ ~c Ir ~0 ~ I ~ EC m ~ ~ ~ ~ ~r 5r ~ 12J _ _ ~ _ In u - ~ L t al ~D ~

3 2 sc ~ ~ 2 ~E _ ~ t Cl _ _ ~ 2 _ ~.4'7~
~~,2-The interrupt channel register 132 is a four-bit register indicating the address of the CPU to be inter-rupted. The interrupt level register 134 is six bits wide, and indicates the priority level assigned to the interrupt. A CPU on a communication bus may sense the interrupt level to control software operations internal to the CPU.
When a CPU is to be interrupted, the output of the interrupt channel reg~ster 132 i~s appl~ed to the I2 input of address multiplexer 112. The output of multiplexer 112 is applied through multiplexer 111 and transceivers 123 to provide the address of the CPU to be interrupted. To that end, bits 6 through 9 of the address bus are surplanted with four bits from the interrupt channel register 134.
The output of register 134 is applied through the I2 input of data multiplexer 129 to bits 10-15 of data multiplexer/register 13~. Bits 0-9 of multiplexer/
register are supplied by hex rotary switch 140 to signal to an interrupted CPU that the ISL unit is the interrupting unit.
In response to a mask address instruction to be further described, the RAM counter 118 and RAM control register 108 are loaded with address and write enable information for each of the hit bit and translation RAMs. An output mask data instruction loads translation data into translation RAM locations addressed by the output mask address instructions.

~74~
-()3-The cycle generator 146 is comprised of decision control logic for selecting the cycle of operation, and generating timing signals for controlling the operation of the ISL unit during the selected cycle. The cycle generator receives two inputs. The first is a remote cycle signal on line 143 leading from the remote ISL
unit. The second input is the file register activity 2DO
bits carried by line 144 to indicate a request for local ISL unit cycles. In response to the two inputs, the cycle generator 146 provides timing signals for controlling the operation of the ISL unit.
The I/O load (IOLD) register 127 is loaded with a translated memory module address when an I/O load command is issued to a controller. The I/O load command is comprised of two subcommands, memory address and memory range. The memory address portion of the I/O command requi~res memory translation. Thus, the translation bits from RAM 125 are loaded into the IOLD register in response to an I~O command.
In further describing the operation of an ISL unit in response to an IOLD instruction, memory locations shall be described with reference to memory module addresses.
Module addresses are the translated bits of a memory address.

~:~ 47~

For example, a local memory unit has 32.0K bits of memory comprised of four modules each consisting of 8.0K memory locations. A local memory unit thus would be responsive to module addresses 0, 1, 2 and 3.
In the preferred embodiment described herein, both the local and the remote communicationbusses have memory units with four memory modules each. In addition, both the local and the remote ISL units are configured to provide visibility to each communication bus. ~hus, each bus would have access to eight memory modules of memory.
When a CPU on a local communication bus instructs a peripheral control unit (PCU) on a remote communication bus to communiate with a memory module on the remote bus, the local CPU shall issue an IOLD instruction to the remote PCU. The IOLD instruction shall designate a memory module address higher than that of any memory module available on the local bus. The local ISL unit thus shall respond to a RAM 142 channel hit bit corresponding to the remote PCU, and shall use the address bits on bit lines 0-7 of the address bus 96 and bit lines 0 and 1 of the data bus 91 to address the memory translation RAM 125. In the addressed location of RAM 125, the translated memory module address of the remote PCU shall be stored. The translated address is transferred to the IOLD register 127 for trans-fer during an RRQ cycle to the remote ISL unit. The remote PCU upon receiving the translated address shall dlrectly access the remote memory module.
In the case where a local CPU instructs a remote PCU to communicate with a local memory module, the local CPU issues an IOLD instruction to the local ISL unit. The local ISL unit shall accept the instruction or command and shall use the twenty-four bit address on busses 91 and 96 to address the RAM 125. The output of the RAM is ~ 4 ~ r~
-~5-stored in the IOLD register 127, and later issued to the remote PCU as before described. The remote PCU in turn shall address a memory module having an address higher than that of any memory module on the remote bus. The remote ISL unit shall be configured to translate the memory module address supplied by the remote PCU to the memory module address on the local bus to which the remote PCV has been instructed to communicate. The only difference between an ~OLD and a standard I/O command is the input path to transceivers 115. In an IOLD instruction, bits 0 through 9 are provided by register 127 rather than register 126.
IOLD instructions are accepted by an ISL unit whenever they address a channel number which is recognized by the channel mask RAM 142. The ISL unit performs a translation on the address portion of IOLD instruction. The format of the IOLD instruction is shown in Table 6. The translation applies to the ten most significant bits of the address which are contained in bits 0 through 7 of the address bus 91 and bits 0 and 1 of the data bus 96. The ten most significant bits of the address portion of the IOLD
instruc-tion are replaced by the contents of the addressed location of the memory address translation RAM 125.
During the initialization of the ISL unit, the memory address translation RAM 125 is loaded with all logic ones.
The CPU software on a communication bus need only load those speci\fi~c RAM locat~ons where IOLD instructions are expected to be addressed. If an IOLD address falls outside of the speci~f~ed locati~ons, it will be translated to an address between 8.0 million and 8.0 million minus 8.0K words. As long as the addressed memory is not used on a system containing an ISL unit, any programming error will lead to a non-existent resource status from an I/O controller.

~4'i~
-~6-In configuring an ISL unit to handle IOLD instructions, two cases must be considered.
In the first case, a controller accesses a memory module on the remote bus in response to an IOLD instruction issued on the local bus which references a memory module of the local bus. The address translation location in RAM 125 corresponding to the local memory module must be loaded with the most significant bits of the memory module of the remote bus. The controller thereafter shall seek the IOLD memory address on the remote bus.

IOLD INSTRUCTION FORMAT
1. ADDRESS BUS

Address Bits Destination FC = 09 0 through 7 Channel No.

2. DA,A BUS

0 __ 15 ¦ Address Bits 8 through 23 3. ADDRESS BUS

¦ MBZ ¦ Destination ¦ FC = OD
_¦ Channel No.

.~ ~.t 4. DATA BUS

Range It is to be understood that a hit bit for the remote memory module in RAM 125 has no effect on the IOLD address translation. If there is a logic zero hit bit at the addressed location, the memory exists physically on the local bus. If there is a logic one hit bit, the memory module is visible to a CPU on the local bus, but is physically located on the remote bus.
In the second case to be considered, a remote controller accesses a memory module on the local bus in response to an IOLD instruction on the local bus. Since the memory module is actually on the local bus, the RAM
125 shall issue a logic zero hit bit. It is seen that in this case two address translations are required. Once to transfer the IOLD instruction to the remote controller, and once to allow the remote controller to access local memory.
In the ISL configuration mode, the ISL unit responds to a total of nine I/O instructions or commands which transfer data to or from an ISL unit. The I/O commands are listed in Table 7. No data transfers between the communication busses occurs during the configuration mode. Rather, the ISL units are loaded during the con-figuration mode to accommodate communication between the busses during the ISL information transfer mode.

-G~-BUS I/O COMMANDS TO ISL

FU~CTION
TYPE CODE COMMAND
_ ~_ - - _ ~/O Output 01 Control ~lord . 03 lnterrupt Corttrol 27 Rese~ Timexs~l nter rupt Mask OB Output ~ask ~d.~ress 11 Output Mask Data ~/O INPUT 02 Interrupt Corlteo1 Inpu~ Mask Dat~
18 Status Wor~
26 D~vice ID .

~J ~4,~

Internal to the ISL unit is an active/passive state switch to be further described in connection with the description of Figures 14. The switch controls the visibility of the ISL unit to configuration commands. The effect of the switch upon the ISL units acceptance of local and remote bus commands is shown in Table 8 and described below. In the active state, the ISL unit responds to any configuration command received during the ISL configura-tion mode. If in the passive state, the ISL unit will respond to only selected configuration mode commands.
Through the use of the active/passive state switch, the local and remote ISL units may be configurable from one bus or from independent busses.
It is to be understood that in the following dis-cussion, cycles are referred to as being local when generated from a communication bus. When a cycle is generated from the intra-ISL interface, however, the cycle is referred to as being remote. When a bus command is issued to an ISL unit, the ISL unit detects is address at address comparator 99 and decodes a six-bit function code on bus 96 at PROM 102. The four-bit output of PROM 102 is held in an output register for internal use. The ISL
address comparator 99 signal shall set the RRQ activity 2DO bit and full bit, thus initiating a local RRQ cycle which is used to control data flow for all ISL commands.
The RRQ cycle will activate the function code decoder 106.
When the PROM 102 output bits are applied by way of ad-dress bus 105 to decoder 106, one of the 16 possible output control lines are activated to indicate the specific command to be executed.
ISL commands cause either one, two or three internal ISL cycles to occur. Local input or output commands will initiate a single RRQ cycle in which data is loaded into .1 14 ~ 9 - ~o -- - ~

O ~ ~ O ~

~-~
~~ ~ ~ X
o ~
h ~ ~ U
V (D
o ~ e C.) ~ X O O i~ ~ ~Jl Q
_ . __ E~ 10 ~

' ~ .. ..
~ .', ..

~, ~ ~ ~ `, ~ ~ ~ ~

Z
~ ~ o ~o ., ~ 00~ _10~
U

~ ~7f~ 9 a specific register or rcad from a specific register.
Input commands will also result in a (sssHBc) second-half bus cycle being generated by the local ISL unit to a master CPU which requested data. Remote ISL output commands will result in two cycles. The first cycle is a local RRQ cycle during which data from the data file register 92 is transferred to the remote ISL unit as in a standard RRQ cycle. In addition, information on bus 105 including function codes from PROM 102 and other function code specific information is presented to the Isl drivers 115 for transfer to the remote ISL unit. The second cycle occurs in the remote ISL unit as a remote RRQ cycle, during which data is stored in the same manner as information occurring on busses 105 and 117 of the local ISL unit.
Remote ISL input commands require three cycles.
The first cycle is the same as with output commands.
The second cycle is the same as that for output commands except that data is read from specific registers and presented to a data bus corresponding to bus 117 in the remote ISL unit, and transferred to the local ISL unit by way of interface drivers corresponding to drivers 139.
In the local ISL unit, data is received by data receivers 116 during a remote RRS cycle. The RRS cycle is generated to transfer the data to the local bus through data multi-plexer 129 and data ~ultiplexer/register 138 to datatransceivers 141. Address information is retrieved from the data file register 92, and applied through address multiplexer/register 111 to transceivers 123.
As before described, each ISL unit has a channel number which is used when a CPU addresses an ISL unit.

When a command is to pass throuqh an ISL unit, however, the CPU destination channel number is used. A CPU on a specific bus may address the local ISL unit on the local bus, or it may adclress the remote ISL unit through the local ISL unit. The channel numbers of each ISL
unit are determined by DIP switches. In principle then, the ISL commands of Table 7 apply to either ISL
units and may be issued from either bus. The ACTIVE/
PASSIVE switch in each ISL twin enables or disables the ability of that ISL unit to be controlled from the local bus.
A first bus instruction to be described is an output control command having a 01 function code as shown in Table 7. The data field of the command word provides a mode control including data transfer/configuration, initialization, stop, resume, NAK/RETRY and test modes as shown in Table 9 wherein an X indicates either a logic zero or a logic one may occur. There are two test mode bits, bits 2 and 3. One bit indicates the memory reference mode, and the other controls the response of the ISL unit to local or remote bus cycles.

BIT O BIT ï BIT 2B IT 3 B IT 4 1 X X X X Initialize 25 0 1 X X X Stop X Resume 0 1 NAK retry noncompares 0 X 1 X X Return nonmemory references as memory references 0 X X 1 X Remote ISL unit responds only to I its own bus cycles ~ ~ 4,~

System initialization is controlled by bit 0 of the control word command. The bit is sensed by the mas~er clear generator 94 to clear the ISL RAMs. Bits 0 and 1 of the control word command causes the ISL unit to enter into a non-data transfer state upon servicing existing requests. Thus, if the ISL unit has acknowledged that it shall act as an agent for a communication bus cycle, the ISL unit shall continue to service that request until all communications required to satisfy that request are completed. Any other data transfer requests occurring after the configuration mode command is initiated will be ignored. The command places the ISL unit in a mode to allow the servicing of standard communication bus requests. In the case of a multiple CPU system, the NAK/RETRY logic may be initiated by bit 4 of the control word command to NAK a CPU of higher priority to allow an ISL data transfer to continue for a lower priority CPU .
The control word command is assigned the highest priority in the ISL system, since it controls the mode of operation. It can only be issued, however, when the ISL unit is in an active state. In a passive state, the ISL unit will not accept the output control command.
The output control command requires two cycles are pre-viously described which load the mode control register135 in both the local and the remote ISL units.
The output interrupt control command having a 03 function code loads registers 132 and 134 with interrupt data during the configuration mode and in the active state only. If the ISL unit is in the passive state, this command will not be accepted. The output interrupt control command may be issued to either the local or remote ISL unit and require one or two cycles as previously described.

.~ ~ 47~9 This command is a 16-~it command which will identify the CP channel number and interrupt level which th~ ISL will use when interrupting a CPU. The command has the following format:
o 5 6 9 10 15 - ¦ DON'T CARE ¦ CP CH~NNEL NO ¦ INTERRUPT
LEVEL

Register 132 is loaded with the four-bit address of a CPU which the ISL unit is to interrupt when an interrupt condition is encountered. The most significant lQ six bits of a CPU address are always logic zeros. Regis-ter 13~ is loaded with a six-~it field designating an interrupt level which the interrupted CPU uses in defining interrupt priority.
The reset timer command, function code 27, controls the resetting of all timer status bits. The command further controls the enabling or disabling of the local or remote watchdog timer, the enabling or disabling of the I/O or retry timers, and the enabling or blocking of remote ISL interrupts. The memory timer is always enabled. When one of the timer errors is activated by the occurrence of an error, the timer must be reset by the reset timer command.
As before described, both the output timer data and status information are loaded into logic unit 133.
The logic unit thereby may indicate the status of each timer's operation.
The reset timer command further may be used to turn the watchdog timer on and off while in the data transfer mode or the configuration mode, or in the active or passive states. If the timer is not strobed within a predetermined time period, a high priority interrupt is handled within the interrupt architecture of a CPU.
In the event that the logic decision flow is unable to exit from a CPU control loop, the watchdog timer is enabled to provide an exit means. In the preferred embodiment described herein, there is a local watchdog timer and a remote watchdog timer. Each timer and the interrupts emanating therefrom may be CPU controlled.
The reset timer may be assigned to either the local or remote ISL unit, and generate one or two cycles as lQ previously described. The format of the reset timer command is defined in the following Table 10.

bit 0 = 1 Reset Memory Hang Up Timer Status bit 1 = 1 Reset I/O llang Up Timer Status bit 2 = 1 Reset Watchdog Timer and Status Bit bit 3 = 1 Reset Retry Timer Status bit 4 = 0 Block Local Watchdog Timer & Interrupts bit 4 = 1 Enable Local Watchdog Timer ~ Interrupts bit 5 = 0 Block Remote Watchdog Timer Interrupts bit 5 = 1 Enable Remote Watchdog Timer Interrupts bit 6 = 0 Block Remote Interrupts bit 6 = 1 Enable Remote Interrupts bit 7 = 0 Disable I/O and Retry Hang Up Timers b~t 7 = 1 Enable I~O and Retry Hang Up Timers bit 8 - 15 RFU

The output mask address command, function code OB, and the output mask data command, function code 11, ini-tiate an ISL configuration by writing into the memory address translation RAM 125, the channel mask RAM 142, and the CPU translation R~ls 113 and 131.

7'~19 The output mask address command can only be issued to an ISL unit when in the active state, and only to the local ISL unit. Thus, only one cycle is required as previously described. The output mask address instruction will load into RAM counter 118 the address and write enable information pertaining to specific translation RAMs into which data presented during an output mask data instruction is to be written. More particularly, the R~ counter 118 is used for addressing the memory address translation RAM 125, the channel mask RAM 142, the CPU destination RAM 131 and the CPU source RAM 113 during an ISL configuration time period. The address of the RAM location to be modified is stored in the RAM counter 118, and applied to the RAM control register 108. The register 108 is a tri-state device interfacing with the address bus 105. The contents of the register are used to address the memory address translation RAM 125, the channel address registers 101, CPU address register 114 and CPU address register 13fi.
Data appearing on the data bus 117 thereby may be written into the addressed locations.
The output or input mask data commands increment counter 118. In using the counter, continuous locations of the ISL RAMs may be addressed without having to reissue output mask address commands. The counter facilitates this operation by sequentially addressing from a start location.
When the output mask address instruction is issued to a local ISL unit, the data received from the local communication bus and stored in the data file register 92 is applied through the register 121 and along bus 117 to the input of RAM counter 118.

4~9 As befo~e described, ten bits of a memory address are used to address 1024 locations of memory by way of a memory address multiplexer 100 and a channel address register 101. The thirteen bit input to the RAM
counter 118 includes an address representing one of the 1024 locations in RAMs 142 or 125, and an enable for writing into any or all translation RAMs. The low order four bits are used to address RAMs 131 and 113.
Bits 3, 4 and 5 of the bus 117 represent the write enable signals.
When the bits 3, 4 and 5 of bus 117 are applied through RAM counter 118 and RAM control register 108 to bus 105, they become address bits 5, 6 and 7, respectively. Address bit 5 will enable a writing into CPU RAMs 131 and 113. Address bit 6 enables channel mask RAM 142, and address bit 7 enables memory mask RAM 125. It is thus seen that in response to the output mask address instruction, the ISL unit shall store into counter 118 the RAM addresses in which data is to be written. To this end, bits 0 through 15 of the data file register 92 are stored into the counter 118. Of the six-teen bits, ten bits represent RAM addresses and three bits are write control bits.
The output mask data command, which may be issued only during configuration mdoe and in the active state, presents data to be written into the location addressed by the output mask address command. The output mask data may be issued to either local or remote ISL units, and shall require one or two internal cycles are previously 30- described. In response thereto, data stored in the data file register 92 is applied through register 121 to the data bus 117. Function code information is supplied by PROM 102 as before described, and decoded by the 7~
-7~-function code decoder 106. The output of the decoder 106 instructs the local control logic to route the data on bus 117 to one of the RAMs 142, 125, 113 or 131 for a write operation. The star~ing address of the location of the identified RP~ into which data is to be written is identified by counter 118. The address is applied through the RAM control unit 108 and along bus 105 to address one of the memory cells of the identified RAM.
Bits 5, 6 and 7 of the register output of counter 118 thus become write enable strobes for the RAMs 131, 113, 125 and 142.
The specific timing of the write operation is handled by tRe cycle generator 146. Write pulses are generated for each enabled RA~ of the local ISL unit. Data thereby may be written into any or all of the RAMs.
Either the local or the remote ISL unit may be loaded by an output mask data instruction. The output mask address instruction, however, is applied only to a local ISL unit. Thus, if data were written into a local RAM from location zero, another output mask address instruction would not have to be issued to write into the remote RAMs from location zero. Only an output mask data instruction issued to the remote ISL unit would be required.
It is tnus seen that the output mask address and output mask data commands operate in pairs to load the four configuration RAMs in the ISL. The format of the commands to load the memory address translation mask RAM 125 is:

Output Mask Address ¦ MBZ ll ¦ Mem Mask Address Output Mask Data ¦ DONT IH
¦ CARE IM I Mem Translate Adrs The output mask address command establishes the starting location of the RAM counter 118. The output mask data command loads a ten-bit quantity into a previously designated location, and increments the counter. To load the next consecutive location, only the output mask data command need be issued. .he Hm (memory hit) bits are all initialized to zero, and the memory mask data is initialized to all logic ones.
In loading the channel mask RAM 142. the commands have the following formats:

Output Mask Address I MBZ ¦l ¦ Channel Mask Adrs Output Mask Data ¦DONT CARE I C I DONT CARE

The output mask address command establishes the starting location of a RAM counter 118. The output mask data command loads the llc (channel hit) bit to cause the ISL to respond to that channel number. In addition, the output mask data command causes the counter 118 to incre-ment. To load a hit bit into a next consecutive location, only the output mask data command need be issued.
In order to load a CPU translation RAM, RAM 131 or 113, the output mask address and mask data commands have the following formats:

~ ~ g7~9 .~u~.

Output Mask Address ¦ MBZ ¦ 1¦ MBZ ¦ CP XLATE

Output Mask Data ¦ CP XLATE ¦ DONT CAR~

The output mask address command identifies a CPU
channel number. The output mask data command defines the value that the channel number will be translated to as it passes through the ISL unit. In addition, the output mask data command increments the counter 118 to the next consecutive value.
The input commands now shall be described. The input interrupt control command, function code 02, is similar to the output interrupt control command. The command requires one or three cycles as previously des-cribed for local or remote ISL commands, and the ISL unit must be in configuration mode and active state. Rather than load the interrupt channel register 132 and the interrupt level register 134, however, the command routes the data to the internal data multiplexer 129. The data thereafter is routed through multiplexer 12~ and trans-ceivers 138 to the data transceivers 141. The contents of the data file register 92, which contains the address of the master device, will be routed through address multiplexer/register 111 and to address transceivers 123.
The input interrupt control command causes the ISL
unit to apply the contents of the interrupt registers 132 and 134 to the data multiplexer 129. The interrupt channel register 132 provides four bits indicating a CPU
channel number, and the interrupt level register 134 provides six bits of interrupt level information. The format of the command is the same as that for the output interrupt control command.

The input mask data command, function code 10, causes an ISL unit to read the contents of the memory cell which was previously addressed by an output mask address command.
More particularly, the local control logic senses the address loaded in the counter 118, and initiates a reading o~ each of RAMs 113, 125 and 142~ A single channel mask bit ~s read from RAM 142, ten memory translation bits and a hit bit are read from RAM 125, and four CPU definition bits are read from RAM 131. A total of sixteen bits, . .
1~ therefore, are applied through transceivers to either the local or remote communication busses. The input mask data may be issued to both local and remote ISL units, thus resulting in one or three cycles as previously described.
The input mask data command further provides a post increment capability when the RAM counter 118 has been loaded with an initial count. Location zero of a RAM may f~rst be read, followed by 1024 input mask data commands read out of all 1024 locations. Since 2Q the RAM data should be a hexadecimal 03FF when initialized, any other data indicates that a translation or hit bit resides in the addressed memory location. The ISL must be in the configuration mode and in an active state.
The format of the input mask data command as compared to the output mask address command is:
0 5 6 _ 15 Output Mask Address¦ D 't-- ¦ Mask Address 30 Input Mask Data _ _ Command l CP Xlate HC HM Mem Xlate Adrs The output mask address command sets a starting location in counter 118. The input mask data command provides the contents of the addressed location, and increments the counter. To read the next location, only the input mask data command need be issued. Theinput mask data command returns the contents of all of the ISL
confi~guration RAMs at the same time. For a specific address, the corresponding memory translate address, the H~ (memory hit) bit, the Hc (channel hit) bit and the CPU translate channel number are returned. Because the CPU channel number translation memory has only sixteen locations, an output address of 0 will return the identical location as would 01016, 02016, etc.
The input status word command, function code 18, causes the status bits stored in logic unit 133 to be read. The state of the timers, the occurrence of pending interrupts and the logic state of the ISL unit thereby may be determined. A status word command may be ~ssued in either the data transfer or the configura-ti~on modes, and in either the active or passive states.The status bits are defined in Table 11.
A further input command is the input device ID
command which may be issued in either the information transfer or the ISL configuration modes, and in either the active or the passive s~ates. The ISL ID is a fixed number that is identical for every ISL unit regardless of address. The command is unique in that only the local ID is read, no matter whether the local or the remote ISL unit is addressed. If the remote ISL
unit is not electrically connected to the local ISL unit, however, the ID number that will be read onto the local bus shall, for example, be a hexadecimal 2400. If each ~4~

TABLE 11 ISL ST~TUS BITS

_ _ BIT IDENTIFICATION DEFINITION
0 On Line Both ISL units are operationa]
with power on.
1 Remote Interrupt This bit is a composite status bit _ representing three remote status bits and subject to two mask bits.
It will be true if:
Remote WDT Mask Enabled (Bit 5 of FC=27) AND
Remote WDT Timeout (Bit 6 of Remote Status) OR
Remote Error Mask Enabled (Bit 6 of FC=27) AND
Remote Non-Existant Resource - (Bit 13 of Remote Status) .. . . __ 3 Active Switch The local twin is in the active state.
..

6 Local WDT Timeout This condition is subject to the _ _ _ Local WDT Mask (bit 4 of FC=27) 25 3 Retry Hangup The retry hangup timer has expired.
.
9 IO Hangup The IO hangup timer expired.
Memory Read Hangup The memory read hangup timer expired.
30 13 Non-Existant Resource The ISL received a NAK from memory on one of its non-locked memory operations.
14 Bus Parity The ISL detected bad parity on a 35 ~ transfer directed to it.

5 ~ RFU
4~) 1 lSJ
.

-~4-of the ISL units are electrically connected and powered, the ID number may be, by way of example, a hexadecimal 2402. The input device ID command thus may be used by a diagnostic programmer to determine whether a local and/or 5 a remote ISL unit is connected.
A more detailed discussion of the test mode operation of an ISL unit shall now be made. In an output control word instruction, there are two test or wraparound mode bits as before described. Bit 2 is referred to as a total test mode bit, and bit 3 is referred to as a remote test mode bit. When a total test mode bit is set, e~ch of the ISL units enter a test mode. When the remote test mode bit is set, however, only the remote ISL unit is affected.
In a test mode, one of two logic paths shall be used.
When the total test mode bit is set, a memory loop-back logic path is used. An I/O loop-back logic path requires both the total test mode and the remote test mode bits to be set.
In the memory loop-back logic path, the local and remote ISL unit must be configured to act upon addresses issued by the local communication bus. More particularly, when a CPU issues a memory reference instruction to a local communication bus wherein an address other than a local memory address is indicated, the local ISL unit shall transfer a translation of that information to the remote ISL unit. If the indicated address is configured in the remote ISL unit, the remote ISL unit returns the information to the local ISL unit. A loop-back thereby is initiated to again translate the information in the local ISL unit Sor application to the local bus. It is to be understood that even though a memory address does not e~ist on either the local or the remote memroy bus, the local and remote ISL
units may be configured to recognize the memory address

7~

and act as an agent for the associated memory cycle.
The ISL units, therefore, issue ACICs in response to the memory address as before described.
A significant characteristic of the test mode is that the local and remote ISL units may be dynamically tested without interrupting system operations on a remote communication bus. No devices on the remote bus are used, and no more than a single bus cycle is lost.
Another feature is that no task in operation is inter-rupted before completion.
When an I/O loop-back test is to be conducted, the same logic paths are used as for data. The ISL cycles which are generated in the ISL units, however, are different. Further, the channel address register 101 and the channel mask RAM 142 are exercised, rather than the memory address register 100 and the memory address trans-lation RAM 125 which were used in the memory loop-back test. In operation, an I/O command to a channel number is issued. Since the channel number is carried by an I/O request and not a memory request, the channel number is not translatable. Rather, the channel number which must not refer to channel numbers on the local or remote bus is converted to a memory address on the loop-back to the local communi`cation bus. In reading or writing i~nto local memory, the memory request is transferred through the local to the remote ISL unit, and back through the local ISL unit. It is to be understood that if the selected channel number occurred on either the remote bus or the local bus, an ACK would be generated outsi~de the ISL units. Thus, a channel number which is not recognized by either the local or the remote bus must be applied to the channel mask RAM 142. Since the RAMs may be configured to recognize the channel number, the 1l47~l9 channel is transferred from the local to the remote ISL
unit, and thence back to the local ISL unit. The channel number with the remainder of the address bus information must convert to an actual memory address on the local bus for a successful test to be detected.
The test mode bits set to initiate an I/O loop-back test also transition a memory reference line in the local control logic to a logic one state. When the loop-back information is received from the remote ISL
unit at receivers 104 and 115, and loaded into the multiplexers 111 and 138, therefore, the address informa-tion including the channel number becomes a memory address. A memory location on the local bus thereby may be read or written into to provide a logic test. A
distinction ~etween the mrmory loop-back test and the I/O
loop-back test is that during the memory loop-back only MRQ and MRS inter-memory cycles are used. During the I/O loop-back test, however, RRQ and RRS internal cycles are used. The memory cycles are always acknowledged while the I/O cycles are not initially acknowledged.
Rather, a WAIT Is issued before a local RRQ cycle takes place in the remote unit. As a result of an RRQ local cycle in the remote ISL unit, there is generated a remote RRQ cycle in the local ISL unit. Upon the occurrence of the remote RRQ cycle in the local ISL unit, the I/O
command is converted to a memory address from local memory, and transferred from the local ISL unit to the ~emote ISL unit. Upon an equivalence occurring at the ~emote ~ unit's bus comparator corresponding to com-parator 99, the remote ISL unit shall transfer an ACK
from the remote bus to the local ISL unit. Vpon anequivalence occurring at the bus comparator 93 of the local ISL unit, the ACK shall be transferred to the local bus. The CPU on the local bus initiating the RRQ

4 s~ L3 request thereupon shall he satisfied, and shall cease generating RRQ requests. It is thus apparent that two loop-back tests may be conducted to test the local and remote ISL logic. One test in response to an RRQ request, and one test in response to an MRQ.
Referring again to the ISL configuration mode, it is to be understood that an ISL unit is configured through the use of the I/O output commands. More particularly, the control word command effects the loading of the mode control register 135, the interrupt control word effects the loading of the interrupt channel register 132 and the interrupt levei register 135, and the reset timer command effects the loading of the timer and status logic unit 133. In addition, the output mask address command effects the loading of the RAM counter 118 and the RA~ control register 108. The output mask data command is used to load data into the ISL RaMs.
The data loaded into the ISL unit during an ISL
configuration may be verified through the use of the I/O input commands.
Each ISL unit includes five timers, to be further described in connection with the description of Figures 14, for the purpose of detecting and clearing hangup condit~ons. The timers are reset by the before-described reset ti~er-co~ands. If a second-half bus cycle from memory is not ~orthcoming within a predetermined period as indicated by a memory hangup timer, the ISL shall complete a read request by sending an invalid data word to the requestor. In the preferred embodiment described herein, a predetermined time period of approximately six micro-seconds is used.

X~4~

-~8-If a second-half bus cycle from an I/O controller is not forthcoming within approximately 200 milli-seconds, by way of example, an I/O hangup timer shall issue a signal to cause the ISL unit to complete an input request by sending a meaningless data word to the requestor with bad data parity and a RED indicator set. The I/O hangup timer is enabled by the reset timers command.
If a local bus cycle is not completed within seven microseconds, a dead man time-out issues a signal to cause the ISL unit to issue a ~AK. This is a service to the bus rather than to the ISL unit, and is intended for those configurations where the bus does not contain a CPU. The NAK shall cause the same effects as a non-existent resource NAK, and may cause further actions to occur in the ISL
if the ISL is a party to the cycle.
A watchdog timer is provided to facilitate the use of ISL units in redundant systems. Once the timer is turned on by an I/O command, the timer shall issue a logic one signai if it is not reset more frequently than once per second at 60 Hz. When the timer issues a logic one signal, the local bus and the remote bus are interrupted.
The watchdog timer interrupts may be blocked by a proper settinq of the reset timers command.
The retry hangup timer is started when an ISL unit first i~ssues a WAIT signal as a result of a retry, and is reset when an ACK or NAK IS issued. If more than 100 milliseconds, by way of example, have elapsed and the retry cycle has not been completed, the ISL unit shall not respond to further bus cycle requests from an original 3n master. The bus will time-out and the originator shall thereby be aware of a hangup. The timer is enabled under the control of the reset timer command.

g~

Each of the timers control the logic levels of status bits as set forth in Table 11.
Each ISL unit has a status register in the timers and status logic unit 133. The local status register contains information relative to the local Isl unit, as well as a composite status bit representing certain conditions in the remote ISL unit. In the event the remote interrupt bit in the local status register is at a logic one level, detailed status would be obtained by reading the remote status register via the local ISL
unit. Three mask bits are provided to block certain specific interrupt and status conditions. These mask bits are set/cleared as part of the reset timers/interrupt mask command (FC = 27).

- 9o -FIGURES 14A-14~, 14AA-14AC
_ .
Figures 14 illustrate an ISL unit in detailed loqic schematic form It is to be understood that the logic systems comprising an ISL unit are distributed throughout the unit, and share common logic elements.
In attempting a description of connections of the logic elements to make an ISL unit, it is quickly found that the conducting lines to the inputs and outputs of the logic elements lead to other logic elements distributed throughout the twenty-nine figures comprising Figures 14.
The result is not a meaningful instruction of how to make an ISL unit, but rather a massive display of connection verbage requiring an excessive amount of time to decipher anA implement. In order to provide a meaninqful descrip-tion wherein the connections of any logic element on any Figure may be readily ascertained and implemented, two computer listings incorporated in this specification as Appendix A and Appendix B have been specially designed for the description of Figures 14.
In addition, the logic elements of the Figures 14 have been numbered in accordance with a numbering system that complements the information of Appendices A and B.
For example, each component is identified by a three digit nu~ber. Each component receives one or more input signals and generates one or more output signals. Eachsignal is identified by a five diqit number. The first three digits of each signal identify the component of which the signal is an output. The last two digits identify the pin number of the output of that component.

~4. ~

Every siqnal has a nine character mnemonic naming the signal functionally, and a two digit numher identifying different signals having the same mnemonic. Each signal also has a (+) or (-) designator identifying the state that makes the mnemonic true, and two decimal digits for differentiating ~etween signals with the same six character mnemonic.
Referring to Figure 14M hy way of example, a 74LS04 inverter is identified with the three digit number 641.
The output signal is on pin number 04. The output signal is identified as 64104. The input signal connected to input pin number 03 is identified with the number 64013.
It is generated by a 74S02 integrated circuit NOR gate 640. The output signal is on pin number 13.
The mnemonic for the write interrupt function is WRTINT. Signal number 64013 has the mnemonic WRTINT-00.
The minus sign indicates that the signal 64013 is at logical zero when the system performs the write interrupt function. Similarly, siqnal 64104 has the mnemonic 20 WRTINT+10. The plus sign indicates that the siqnal 64104 is at a logical one when the system performs the write interrupt function. The 00 and 10 designations identify different signals with the same mnemonic.
Appendix A is sorted by a five digit signal number, and has six columns. The first column identifies the signal. The second column identifies the mnemonic. The third column lists the three digit reference number and the two digit pin numher. The fourth column indicates whether the signal for the component listed in column five is a source (S) or a load (L) of a circuit component, an input (I) to or an output (O) from a connector, a terminal (T) or a wired OR gate (W). The fifth column ~47k~

DIRECTORY TO FIG_RES 14 A-Z and AA-AC
Logic Sheet Figure Title 01 14A NML Bus Connector 5 02 14B NML Driver/Recv. (Conn. ZO1) 03 14C NML Driver/Recv. (Conn. Z02) 04 14D NML Bus Control 05 14E Bus Address MUX
06 14F Address and Data Tri-State Connectors 07 14G Bus Data MUX
08 14H ACK, NAK, WAIT
09 14I DCNN and HIS Response 14J Channel Decode and ID
1511 14K Function Decode 12 14L IOLD and MCLR
13 14M Interrupt Control 14N File Full Control 16 140 Address and Data Files 2017 14P BUS Compare 18 14Q RAM Counter and Control 19 14R CHN. & MEM. Address MUX
14S Memory Address Translator and Hit Bit 2521 14T Internal Data File & MUX
22 14U Transfer & Re te Cycle 23 14V Priority & Cycle Generator 24 14W CP Translator 26 14X WDT and ISL Interrupt 3027 14Y Bus I/O Mem. Retry Timers 28 14Z Intra Bus ADDR DRV/RECV
29 14AA Intra Bus Data DRV/RECV
14AB Intra Bus Misc. DRV/RECV
31 14AC Twin Interface Conn. and Term.

~ ~47~

identifies the circuit component by its manufacturer's catalog number, The first three characters of the sixth column are not used, and the last two characters are used in conjunction with the directory set forth in Table 12 to identify the Figure~ 14A-14AC on which the component is found.
For example, on line 64013 of column 1, 64013 is the signal number. WRTINT-00 in column 2 is the signal mnemonic. The signal number 64013 is repeated in column 3. The S in column 4 indicates a source (from gate 640, pin 13). The number 74S02 in column 5 is the manufacturer's identification number of the component 640. The characters OfiZ of column h are ignored. The characters 13 refer to a sheet number set forth in Table 12. Referring to Table 12, it is seen that sheet number 13 corresponds to Figure 14M on which interrupt control logic is illustrated.
~n the line following the signal number 64013, columns 1 and 2 are blank. The number 64103 in column 3 refers to pin 03 of component 641. Column 4 indicates with the 20 character L that signal 64013 is connected to the 03 input pin of component 641. The number 74S04 in column 5 is the manufacturer's identification number of component 641, and the characters 07D of column 6 are ignored as before stated. The characters 13 of column 6, however, may be used with Table 12 to identify Figure 14M.

The Appendix B is sorted by the mnemonics of column 2, and comprises six columns. The first column lists the signal number. The second column identifies the signal mnemonic. The third column lists the signal numher.
The fonrth column indicates whether the component in column five is provided a source (S) or a load (L), or if a connector is provided an input (I) or an output (~).
A terminal (T) and a wired OR gate (W) also may be indicated. Column five identifies the circuil component by its manufacturer's catalog number. The first three characters of the sixth column are not used. The last two characters are used in con~unction with Table 12 to identify the Figures 14A-14AC on which the component is found.
-15 For example, in columns 1 and 3 of the line indicated by the signal mnemonic ~R~INT-00, the signal number 64013 is given. In column 4, the character S indicates gate 640 is a source of siqnal 64013, In column 5, the number 74S02 is the manufacturer's identification number of gate 640. In column 6, the characters 06Z are ignored. The characters 13 identify Figure 14M in Table 12. On the line following WRTINT-00, columns 1 and 2 are blank. The number 64103 in column 3 is a signal number also identifying the component having the reference number 641 and a connecting pin 03 of the component. The character L in column 4 indicates that the signal 64013 is applied to an input pin of component 74S04. The number 74S04 of column 5 is the manufacturer's identification number for gate 641. In column 6, the characters 07D are ignored, and the characters 13 identify Figure 14M in Table 12.
As a further example, referring to Figure 14F, signal 16306 having the mnemonic AFIL10+00, siqnal 83509 having '3 the mnemonic P~MAD10+00 and signal 74105 having the mnemonic CNTL10+00 are applie~ to a wired OR gate 142.
The output of the wired OR gate 142 is siqnal 14201 having the mnemonic ADDR10+00.
Referring to Figure 14-~ the signal 16306 having the mnemonic AFIL10+00 is an output on pin 06 of a RAM 163.
Referring to Figure 14Z, the signal 88309 having the mnemonic RMAD10+00 is an output siqnal at pin 09 of a driver 883. Referrinq to Figure 140, the signal 74105 havinq the mnemonic CNTL10+00 is an output signal on pin 05 of register 741.
Referring to ~ppendix A at line 16306, columns 1 and 3 identify the signal 16306 having the mnemonic AFIL10+00.
The character W in column 4 indicates that the signal 16306 is connected to a wired OR gate. In column 5, it is indicated that the signal is generated by a 74LS670 circuit element.
In column 6, the characters 08A are ignored, and the characters 16 in conjunction with Table 12 identify Figure 14-O. On the next following line, columns 1 and 2 are blank. Column 3 identifies the wired OR gate as gate 142.
The number 02 identifies the wire as being the second wire wrap on the pin. In column 4, the character L identifies the signal 16306 as being an input to the wired OR gate 142. In column 5, the characters +W003 indicate that the wired OR gate is a three input wired OR gate comprising four wires wrapped around a pin. The wires are identified as 01, 02, 03 an~ 04. Column 6 indicates that the wired OR gate may be found in the Fiqure associated with sheet number 06 in Table 12. That Figure is Figure 14F. The characters llA of column 6 are ignored.
Referring to llne 14201 ADDR10+00, column 1 identifies the component reference number 142. The characters 01 identify the wire as being the first wire wrap on the pin.

~4f~

Column 4 indicates that the signal is a source (S) signal. Column 5 iaen~ifies the component as a three input wired OR gate as before described. Column 6 indicates that the wired OR gate is found in the Fiqure associated with the sheet number 06 in Table 12. The characters llA are ignored.
Referring to ~he line in Appendix B indicated by the mnemonic AFIL10+0~, it is seen that columns 1 and 3 identify the siqnal number 16306. In column 4, the letter W identifies the signal as being an input to a wired OR
gate. Column 5 identifies the signal as being the output of the 74LS670 circuit element. The characters 08A of column 6 are iqnored. The characters 16 used in conjunction with Table 12 identify Fiqurel4-O. On the next following line, columns 1 and 2 are blank. Column 3 identifies the wired OR gate 142. The characters 02 identify a wire as beinq the second wire wrapped on a pin. In column 4, the L identifies the signal as an input to the wired OR
gate. Column 5 identifies the circuit component +W003 as being a three input wired OR gate. In column 6, characters 11A are ignored. The characters 06 used in conjunction with Table 12 identify Figure 14F.
Referring to line ADnRlo+oo~ columns 1 and 2 identify the signal number 14201. Column 3 identifies the signal as an output signal from component 142. ~he characters 01 indicate that the wire is the first wire wrap on the pin. In column 4, the S identifies the component as a source. In column 5, the component is identified as a three input wired OR gate as before described. Column 6 indicates that the wired OR gate is illustruted in Figure 14~.
Siqnal 88309 havinq the mnemonic RMAD10+00 and, signal 74105 havinq the mnemonic CNTL10+00 may be found in Appendix A and Appendix R in accordance with the above described gu~delines.

~4~

A functional description of the ISL unit illustrated in Figures 14 shall now be provided. Since the logic systems comprising the IST. unit are distributed throughout the unit, the functional descriptions also shall flow throughout the Figures 14.

7~

~ he initialization logic ~f the ISL consists of the power-up and master clear phases, and are described in connection with the logic diagram illustrated in Figure 14L.
Figure 14A illustrates a connector 104 and a connector 105 which interconnect the communication bus signals to the ISL loqic system. A bus power-on signal from the communication bus is applied to all devices. The ISL logic detects a leading edge of a bus power-on signal 10535, which is applied to the in-put of a delay line 250 in Figure 14L. The output of the delay line 250 has two delayed outputs. A first output signal 25003 delays the Dus power-on signal 10535 by 30 nanoseconds. A second output signal 25014 delays the bus power-on signal 10535 by 60 nanoseconds. The signals 25003 and 25014 are applied to the input of an OR gate 251~ The 15 output of OR gate 251 is a pulse signal 25103 whose leading edge rises 30 nanoseconds after the rise of the bus power-on si~gnal 10535,and whose trailing edge falls 60 nanoseconds after the fall of the bus power-on signal 10535.
The 25103 output signal is applied to the input of a 20 one-shot 370 which generates an assertion signal 37005 and a negation signal 37012. The negation signal 37012 is a negative going pulse of 1.5 milliseconds duration.
The negation signal 37012 is applied to the clock input of a D flip-flop 531. The flop 531 is responsive to the 25 trailing edge-of the negation signal 37012 which is applied approximately 1.5 milliseconds after the leading edge of the bus power-on signal 10535, Figure 14A, is detected.
The flop 531 output signal 53109 is applied to an input of an EXCLUSIVE-OR gate 290. A local communication bus 30 master clear signal 24305 is applied to another input of EXCLUSIVE-OR 290. Signal 24305 is the assertion output of a D-flop 243. A master clear button from the control panel applies a signal 10407 to a driver/receiver 242, Figure 14B, ~. ~ 4 7~

_99_ from connector 104. The driver-receiver 242 output signal 24214 is applied to a clock input of a flop 243, Figure 14L.
A 93213 signal is applied to the CD input of flop 243 from the remote ISL. The 93212 signal assures that the flop 5 243 will be set only if there is no master clear happening in the remote ISL.
Either the bus power-on signal 53109 or the master clear switch 24305 will start a master clear sequence by forcing an output signal 29006 of EXCLUSIVE-OR gate 290 to logic one.
Output signal 29006 is applied to an inverting driver 468. An inverted output 46808 is applied to a 200 nano-second delay line 467. The 200 nanosecond tap output signal 46707 is applied to the reset terminal of flop 243. This 15 assures a 200 nanosecond pulse to the ISL logic to perform the reset function regardless of the length of time the bus clear signal 10407 is on the bus. A 100 ohm resistor 129 for the delay line 467 is used to electrically terminate the signal.
At the end of a 200 nanosecond pulse, signal 46707 clears flop 531. The negative output of the flop 531, signal 53108 is applied to the clock terminal of a D-flop 511 to force the flop into a set condition. The setting of flop 511 starts the internal clear process.
The master clear function for the ISL unit is generated by one of four signals. One signal 24306 is the negated output ~f flop 243 which is caused by the local control panel.
The second signal 93212 is the master clear signal from a remote control panel. The third signal 91612 is caused by a software initialize instruction or a power-up condition on the remote communication bus. The fourth signal is the software initialize instruction or a power-up condition on the local communication bus. Three of the signals are applied to the inputs of an inverted OR gate 734. An output ~.~4~

signal 73406 is applied to an input of an OR gate 831.
The fourth signal, master clear signal 53109, is applied to the other input of the gate 831. An output signal 83111 of OR gate 831 is applied to the four inputs of NAND gate 5 830 which provides the output master clear for the flops and registers. Signal 83006 is inverted by an inverter 448, whose output 44806 is also used to clear flops and registers. Some flops and registers require assertion signals while other flops and registers require the negation signal.
Signal 83006 is applied to the clock terminal of a flop 470. The output signal 47005 of the flop starts the master clear sequence. Initially, when the master clear 200 nanosecond pulse 46707 was being generated, the 40 nano-15 second pulse signal 46712 was applied to a NAND gate 512.
The signal 53109 was applied to the other input of NAND
gate 512. The output pulse signal 51208 is applied to an OR gate 469. Since the output signal 46908 of the gate 469 is normally at a logic one, the output signal 46908 20 shall transition to a logic zero to reset flop 470 when the signal 51208 transitions to a logic zero. The above sequence insures that the system will be in an initialized state after the 200 nanosecond pulse 46707 has returned to its normal logic one state.
Signal 58109, the output of a JK flop 581, Figure 14N, is also applied to the input of NOR gate 469, Figure 14L.
Signal 58109 is forced to logic zero to reset flop 470 when a retry request is processed.
Flop 470 is therefore reset 40 nanoseconds after the 30 master clear signal 10407 is received over the bus. Flop 470 is again set by the trailing edge of the signal 83006 to start the master clear sequence.
me MY MASTER CLEAR signal 5 3109 is applied to an inverter 868 and the output, signal 86804, is applied to an -lnl._ input of a driver 870, Figure 14AB. An output signal 87014 is sent out on the remote bus to indicate that the ISL
logic unit is in a masterclear operation. A signal 91612 is received over the remote bus by the ISL logic unit and is applied to an input of a NOR gate 734 to indicate that another unit is in a master clear mode. An output signal 73406 is applied to the other input of OR gate 831, thereby generating the master clear signal 83111 as described supra to alternatively set the 470 flop on the rise of signal 83006.
The master clear sequence flop 47Q is therefore set in both the local and the remote units. The master clear sequence signal 47005 is applied to an AND/OR gate 388, P~gure 14V. The output signal 38808 is applied to a NOR
gate 608. The output signal 60808 is applied to the CD input of a D-flop 464. A signal 60408 is applied to the clock input of flop 464 which is an output signal of an AND gate 604. A signal 17612 is applied to an input of AND gate 604.
Signal 17612 is the output of a negative OR gate 176~ The signal 38808, which is the output of AND/OR gate 388,is applied to the input of negative OR gate 176.
In addition to the local cycle flop 464, an ISL cycle D-Plop 441 is set by the clock signal 60408. The ISL cycle flop 441 sets any time any ISL cycle takes place,and the local cycle flop 464 sets when the condition causing an ISL cycle was due to a request from a local communications bus. A remote cycle flop 572 is set when an ISL cycle is initiated from a remote communications bus. When the ISL
cycle flop 441 sets, the output signal 44109 is applied to the input of a power driver 322~ The output signal 32206 i~ applied to a 125 nanosecond delay line 374. The various output signals of delay line 374 are used to control the ~ ~ 4 ~

flops during the ISL cycle.
In particular, signal 37411, a 50 nanosecond delay signal, resets the ISL cycle flop 441. This svncs the output signal 44109 to a 50 nanosecond pulse. When the local cycle flop 464 is set, the output signal 46405 is applied to a 4-bit register 490 to clock input data into the register 490. The inputs to register 490 are the memory request signal 48305, the retry request signal 58109, the retry response signal 58810 and memory response signal 35106.
The logic in Figure 14V also determines priority, and whether the local or remote operation will have access to the ISL cycle. The master clear and master clear sequences have the highest priority, althrough the cycle that performs the master clear sequence has the lowest priority.
However, the higher priority functions are controlled to allow the master clear operation.
As an example, the local retry request signal 58109 is generated as an output of a JK flop 581, Figure 14N.
The flop 581 is set during the initialization sequence. A
signal 83006 is applied to the S input of a D-flop 632 which sets the flop if the signal 83006 is at a logic zero. This forces the output signal 63209 to a logic one. If there is no bus data signal 21510 at a logic one. The output of a NAN~ gate 559, signal 55906, thereupon transitions to a logic zero, Signal 55906 is applied to the S input of the flop 581 to set flop 581. The output signal 58109 is set to logic one and is applied to the CJ input of a JK flop 584. The flop 584 is also set during a ~aster clear sequence by means of the 53108 input applied to an OR gate 605. The output signal 60506 is applied to the S input of flop 584, thereby setting the flop 584. Flop 584 is set at this time to block another reguest from coming in on the bus.

7~
-ln3-The output of flop 581, signal 58109, is applied as stated supra to the input of register 490, Figure 14V, and is clocked into the register by signal 46405. The corres-pondinq output of register 490, signal 49010, is applied to AND gate 5831 which is one of four AND gates defining the four basic ISL cycles.
These AND gates which will be described infra are, in addition to AND gate 583, ~ND gates 590, 486 and 493.
In this case, output s gnal 58306 is selected from the local retry request operation.
Referring to Figure 14Q, during the master clear sequence a predetermined pattern is stored in all 1024 addresses of Random Access Memory. Counters 744, 745 and 746 are initially cleared to zero by the reset signal 83111, which was generated by OR gate 831, Figure 14L, as was described supra. The counters 744, 745 and 745 are then incremented for 1024 counts after being reset to zero. The count signal is initiated by the 47006 signal output of flop 470, Figure 14L, which is applied to an input of a NOR
gate 908, Figure 14Q. The output signal 90812 is applied to the input of an AND gate 740. m e local retry request signal 90002 is applied ot another input of AND gate 740.
The output, count increment signal 74003, is applied to an input of an AND gate 747. The output signal 74711 is applied to the +1 terminal of counter 746. The signal 90002 is generated when the output signal 58306 of the AND gate 583, Figure 14V, is applied to an inverter 900, Figure 14U.
The output of the inverter is signal 90002. An end pulse signal 37606 is applied to an input of AND gate 747. The 125 nanosecond output signal 37407 from delay line 37415, Figure 14V, is applied to the input of an inverter 377. The output signal 37712 is applied to the input of an inverter 376 which generates the end pulse signal 37606. This 125 nanosecond signal steps the counters 746, 745 and 744, of ~ ~ ~ J~

Figure 14Q, by controlling the output of AND gate 74711.
The carry output signal 74612 is applied to the +1 terminal of counter 745, and the carry output signal 74512 is applied to the +l terminal of counter 744.
The 1, 2, 4 and 8 output signals, 74603, 74602, 74606 and 74607 of counter 746, are applied to their respective inputs of a register 741. The 1, 2, 4 and 8 output signals 74503, 74502, 74506 and 74507 of counter 745 are also applied to their respective inputs of register 741. The 1 10 and 2 output signals 74403 and 74402 of counter 744 are applied to inputs of a register 929. Registers 741 and 929 are tri-state registers.
Registers 929 and 741 are enabled by a count select signal 74808 which is applied to the enable terminals of 15 the registers. The signal 74808 is generated by the output of an AND gate 748, and is operative when the ISL system is in a master clear mode. Both inputs 53910 and 56108 to AND gate 748 are at a logic zero at this time.
The output signals of registers 741 and 929 are signals 20 92915, 92912, 92916, 92909, 92905, 74105, 74106, 74119, 74102, 74109, 74115, 74112 and 74116. These signals are applied in Figure 14F to the address bus bits 5-17 of wired OR
gates 13701, 13801, 13901, 14001, 14101, 14201, 14301, 14401, 14501, 14601, 14701, 14801 and 14901, respectively.
~eferring to Figure 14R, the address 8-17 signals 14001, 14101, 14201, 14301, 14401, 14501, 14601, 14701, 14801 and 14901 are applied to the "1" terminal of multi-plexers 313, 314 and 315. The output of the multiplexers 313, 314 and 315, channel address 0-9 signals, are applied to the address terminals of a RAM 276. During the master clear sequence, therefore, all 1024 addresses of RAM 276 will be accessed because the "1" terminal is selected by signal 53910.

Similarly address 8-11 signals 14001, 14101, 14201, and 143nl are applied to the "1" input terminal of a multi-plexer 472. Address 12-15 signals 14401, 14501, 14601 and 14701 are applied to the "1" input terminal of a multiplexer 473, and address 16 and 17 signals are applied to the "3"
terminal of multiplexers 474 and 475, respectively. Multi-plexers 474 and 475 having a signal 48112 applied to the select terminal "1" from NAND gate 481. Signal 48112 will be at logic one at this time becuase the input signals 24414, 47006 and 53910 are all at logic zero.
The outputs of the multiplexers 472, 473, 474 and 475, memory address 0-9 signals 47212, 47209, 47207, 47204, 47312, 47309, 47307, 47304, 47409, and 47507 are applied to the address terminals of the memory translation storage RAMS 706, 707, 708, 709, 710, 711, 712, 713, 714 and 714, and to the hit bit storage RAM 863.
Referring to Figure 14W, the address 14-17 signals 14601, 14701, 14801, and 14901 are applied to the "0"
terminal of a multiplexer 749. The CPU translator address 0-3 signals 74912, 74909, 74907 and 74904 are applied to the address input terminals of RAMs 754 and 757. The "0"
input of multiplexer 749 is selected since signal 92806 applies a logic zero to the select terminal of multiplexer 749, and the local retry response cycle signal 59012 input to an AND gate 928 is at logic zero.
The master clear sequence signal 47006 is applied to inputs of NAND gates 750, 751, 752 and 753. Since the ISL system is still in a master clear cycle, signal 47006 is at logic zero. The output signals 75003, 75108, 75211, and 75306 are at logic one. These signals are appl;ed to the data input terminal of RAM 754. As the RAM 754 cycles through the 16 address locations, logic zeros shall be written into every address location since the signal is inverted at the RAM 754 input.

The write enable terminal of RAM 754 is activated by a signal 76003, the output of an AND gate 760. Signal 63811 which is the output of an AND gate 638, Figure 14V, is applied to an input of NAND gate 760. One input to AND gate 638 is the 60 nanosecond delay pulse 32502.
Referring to Figure 14K, both the MYCLER signal 51105 and the master clear sequence signal 47005 are applied to inputs of a NAND gate 471. The MYCLER signal 51105 input to NAND
gate 471 enables the clearing of the RAM 754 during a power-on master clear sequence. The clearing of the RAM 754,however, is prohibited when the master clear button is depressed on the control panel. Both of these signals are at logic one to indicate a RAM write operation. Output signal 47103 is applied to an input of a NOR gate 639.
Output signal 63908, at logic one, is applied to the input of AND gate 638 of Figure 14V. The output signal 63811 at logic one is applied to the input of NAND gate 760, Figure 14W, if the address 5 signal 13701 is also at logic one.
The output of NAND gate 760, signal 76003, then transitions to a logic zero to enable the RAM write operation.
Referring to Figure 14R, the input channel mask write signal is applied to the write enable terminal of RAM 276.
Signal 63811 is applied to an input of a NAND gate 312.
Also, an address 6 signal 13801 is applied to the other input terminal of NAND gate 312. Signal 63811 is at logic one as described supra. If a~dress bit 6 is at a logic one, then RAM 276 shall perform the write operation. Master clear sequence signal 47006 is applied to an input of an AND gate 275. Since signal 47006 is at a logic zero during the first master clear sequence, the output signal 27505 is at a'logic zero. Logic zeros, therefore, are written into the RAM 276 addresses defined by address bit 6.

ql4 -107_ Referring to Figure 14S, signal 68311 and address 7 signal 13901 are applied to a NAND gate 859. The output of enable signal 85906 is applied to the write enable inputs of RAMs 706, 707, 708, 709, 710, 711, 712, 713, 714, 715 and 863.
Master clear sequence signal 47006, which is at logic zero is applied to AND gate 862. The output signal 86208, which is at a logic zero is applied to the write input terminal of RAM 863. Logic zeros, therefore, shall be written into all address positions.
~ata 6-15 signals 33901, 34001, 34101, 34201, 34301, 34401, 34501, 34601, 34701, and 34801 are applied to the data input terminals of RAMs 706 through 715. Since data 6-15 signals are normally at a logic one, logic ones shall 15 be written into all 1024 addresses of RAMs 706 through 715.
Referring to Figure 14M, resistor networks 648, 649, and 650 hold the data 01-15 signals 33401, 33501, 33601, 33701 and 33801 at a logic one level during the master clear cycle, no data is being received over the communication 20 bus through receiver-drivers 232 through 238, Figure 14B.
Referring to Figure 14Q, signal 86108 is applied to OR gates 759, 737 and 730. The output signals 75906, 73706 and 73003 are applied to the input terminal of register 929. The output sigrals 92912, 92915 and 92916 25 are applied to wired OR terminals 137, 138 and 139 of Figure 14F. The output signals 13701, 13801 and 13901 are at a logic one to enable the write operation. The RAMs are initialized during the master clear operation as described supra.
Referring to Figure 14V, the 100 nanosecond delay signal 37406 is applied to the input of an inverter 327.
The output signal 32712 o~ the inverter is applied to the input of an inverter 326. Signal 32610, the output of inverter 326, is also applied to the input of an inverter -ln~ 3 762. Signal 32712 is applied to a NAND gate 323. The other input is end pulse signal 37712.
The master clear sequence flop 470, Figure 14L, remains set until address 1024 of the various RAMs have been cleared as described supra.
Referring to Figure 14Q, when the count in counters 746, 745 and 744 reaches 1024, the signal 74406 output of counter 744 is at a logic one. The signal is applied to the input of an inverter 316, Figure 14L. The output signal 31608 is applied to the reset terminal of flop 511 to reset the flop. Signal 31608 is also applied to the input of a NAND gate 540 of Figure 14N. The output signal 54008, at a logic one, is applied to an input of a NAND gate 582.
In the 1024th cycle when the end pulse signal 37712 and the local retry request signal 58306 are at a logic one, the two signals are applied to the input of NAND gate 582.
The output signal of the gate transitions to a logic zero which is applied to the reset terminals of flop 581.
Signal 58109 which is applied to the input terminal of OR
gate 469 of Figure 14L is at a logic zero. Since signal 46908 is applied to the reset terminal of flop 470, the flop is reset. The master clear sequence thereby is completed.
When the master clear sequence is completed, flop 584 of Figure 14N is reset to allow remote requests to come into the ISL system over the communications busses. Signals 74406, 47005 and 76208 are applied to the inputs of an AND/OR gate 286. The output signal 28608 is applied to an input to an OR gate 293. The output signal 29308 is applied to the reset terminal of flop 584. Signal 76208 is the output of inverter 762, Figure 14V, and is the inversion of signal 32610 which is applied to the input of inverter 762.

~i4~ ~9 In describing the operation of the ISL unit in response to an output control command, reference shall be made to Figure 14A. Instructions are received from the communication bus connector 105 as bus address signals 10503 through 10510, 10512 through 10519, 10521, 10523 through 10525, 10530 and 10532. The address 0-23 signals are applied to driver-receivers 181 through 205 on Figure 14C. Referring to Figure 14J, address 8-16 signals 18900, 19010, 19103, 19214, 19306, 19410, 19603, 19703 and 19810 are applied to comparators 302 through 310, respectively. The comparators 302-310 comprise the address comparator 99 of Figure 8. Also applied to comparators 302 through 310 are the signals 10307, 10306, 10314, 10315, 10207, 10206, 10214, 10215, 10107 and 10114, which are the outputs of switches 101, 102 and 103. The switches are manually set to a predetermined address.
The output signals of comparators 302-310, signals 30208, 30303, 30411, 30506, 30611, 30703, 30806, 30911 and 31008, are applied to the input of a NAND gate 439. The output signal 43909 is applied to the CD input terminal of a flop 440.
Signal 24512 indicates that the information transfer is not a memory reference bus information transfer. The si~gnal is applied to the input of AND gate 439. The si~gnal 10444 is received on connector 104, Figure 14A, and is applied to driver-receiver 244 of Figure 14B. The output signal 24414 is applied to the input of an inverter 245, and the output signal 24512 is applied to the input of AND gate 439. A bus data signal 21401 is received on connector 105, and applied to wired OR gate 214. Signal 21815 is applied to driver-receiver 218, and the output signal 21814 is applied to the input of an inverter 215 of Figure 14I. The output signal 21510 is applied to a driver 216. The outpnt signal 21606 of driver 216 is applied to the input of a delay line 358. The 60 nano-second output signal 35811 of the delay line is applied to A~D gate buffer 360 to produce signal 36008, which is applied tothe clock input terminal of flop 440 of Figure 14J. This assures that the bus signals have reached a steady state and can be strobed. The Isl address signal 44006 transitions to a logic one, and the signal 44005 transitions to a logic zero.
The bus address 18-23 signals 20006, 20103, 20206, 20314, 20410 and 20510 are applied to the address selection terminals of a PROM 399, Figure 14K. Active signal 10115 and operational signal 53910 are also applied to the address selection terminals of PROM 399. ~ctive signal 10115 is the output of switch 101, Figure 14J. Each ISL
in the system can be set active or passive. The active state allows the ISL to perform certain additional functions.
Operational signal 53910, defined as the data transfer mode if true and the ISL configuration mode if false, is con-trolled by a data bit one signal 33310, Figure 14I. This is descr~bed infra.
Referring to Figure 14L, bus address 18-20 signals 20006, 20103, 20206, 20314 and 20410 are applied to the input of a NAND gate 131. If the address 18-22 are all at a logic zero, an output signal 13106 is at a logic one and is appli~ed to an input of an AND gate 405. Address 23 signal 20510 is applied to another input of AND gate 405.
Active signal 10105 and ISL address signal 44006 are applied to the other inputs of AND gate 405. The output control signal is 40508.
Function code 01 signal 40508 is applied to an input of a NAND gate 394 which generates a function initialize signal 39408. The data bit 0 signal 22203 is applied to the other input of NAND gate 394 to indicate that the output control is doing the subcommand initialize instruction. Function initialize signal 39408 is applied.to the S input terminal of flop 531, and sets the flop to initiate the master clear sequence as des-cribed supra. The only difference is that the masterclear function is initiated from a local communication bus instead of a power-on sequence.
Referring to Figure 14H, the MYCLER (my master clear) signal 53109 is applied to an input of OR gate 10 438. The output signal 43808 which is at a logic one is applied to an input of a register 631. The 135 nanosecond delay signal 35809 is applied to the clock terminal of register 631. This forces output signal 63116 to a logic one. Signal 63116 is applied to an input of a NOR gate 130. The output signal is applied to the S input of a flop 433, thereby generating an acknowledge signal 43305 which is applied to driver-receivers 178 and 179 of Figure 14C. The signal is transferred to the communication bus to acknowledge the receiving of information from a sending source. The output control initializing command is always accepted and always acknowledged.
The subcommand stop puts the ISL in an ISL configuration mode, and the subcommand resume puts the ISL in an informa-ti~on transfer mode. Referring to Figure 14L, if the data 25 signal 22203 is not at logic one, the output signal 39404 will be at a logic zero and the sequence described supra will not be implemented. Instead, the output of PROM
399 of Figure 14K will be used.
The output signals 39909 through 39912 of PROM 399 are applied to the input terminals of a register 400. A
strobe signal 36204 is applied to the clock terminal of register 400. The PROM 399 is the PROM 102 of Figure 8.

~4'7~1~

-1]2-The 90 nanosecond signal 35805 of Figure 14I is applied to an input of a NAND gate 361. The ISL ready signal 44512, and the write bus enable signal 64405 are applied to the other inputs of NAND gate 361.
Referring to Figure 14K, the ISL address signal 44006 is applied to an input of an AND gate 445. Also applied to the input of AND gate 445 is the BSSHBC (second-half bus cycle) signal 26012 indicating a data response to a read request. The second-half bus cycle signal 10412 is appl~ed 'o driver-receiver 259 of Figure 14B from connector 104 of Figure 14A. The output signal is 25914.
The test remote signal 53914 is at logic one since the command is not a test mode instruction.
Referring to Figure 14N, a 60 nanosecond delay signal 36008 is applied to the clock input of a d-flop 644. The file write enable signal 39607 is applied to the CD input terminal of flop 644. A multiplexer 396 selects the indi-cation that the register, address file 103 or data file 92 of Figure 8, into which information is to be written is not full. In this case signal 58406, an input to multiplexer 396 indicates that the retry request full register is empty since flop 584 is not set. File select signals 40903 and 41106 are applied to the select terminals of multiplexer 396. At this time, both select signals are at a logic zero, and the zero input terminal of multiplexer 396 is selected.
Referring to Figure 14-O, the second-half bus cycle signal 25914 is applied to an input of a NAND gate 565, to an AND gate 409, and to a NAND gate 478. Bus reset lock si~gnal 24102 is applied to inputs of AND gate 409 and a NAND gate 476. Bus memory reference signal 24414 is applied to the inputs of NAND gates 476 and 565. Bus address 18 signal 20006 is applied to tl-e input of NAND gate 478.

~ ~ ~741~

Signal 47808, 56506 and 47603 are applied to inputs of a NOR gate 411 to generate file write signal 41106. File write one signal 40903 is the output of AND gate 409.
Since this is not a second-half bus cycle or a bus memory cycle, signal 25914 is at logic zero. Both file write select signals 40903 and 41106 also are at a logic zero.
Referring to Figure 14B, signal 10410 is applied to driver-receiver 240 from connector 104, Figure 14A.
The output siqnal 24006, Figure 14B is applied to the input 10 of an inverter 241 which generates output signal 24102.
Memory reference signal 10444 is applied to driver-receiver 244 from connector 104, Figure 14A, and generates output signal 24414.
However, if the retry request full flop 584 of Figure 14N is set, the ISL unit is busy. The ISL unit will not, therefore, accept a command. The write bus enable signal 64405 thus is applied to theclock terminal of a D-flop 404, Figure 14H. The local retry request full signal 58406 applied to the CD terminal is at logic Zero.
The flop 404 will remain reset. The function acknowledge signal 40409 is at a logic zer~ and is applied to the input terminals of an AND gate 401 and a NAND gate 421. The inhibit wait signal 42103 is applied to an input of an AND gate 447. Compare signal 31808 is applied to another i~nput of AND gate 447. Since this is not a compare cycle, si~nal 31808 is at a logic one. Local retry request set signal 58506 is applied to an input of AND gate 447. Signal 58506 is an output signal of an AND gate 585, Figure 14N.
Input ~ignals 40802 and 41008 are at a logic one. Signal 30 40903 is applied to the input of an inverter 410, Figure 14-O. The output signal is 41008. Signal 41108 is applied to the input of an inverter 410. The output signal is 41008.

7~ 3 A retry signal 56608 is applied to an input terminal of AND gate 585 on Figure 14N. Referring to Figure 14K, signals 40712, 33006 and 44512 are applied to the inputs of an AND gate 442. The ISL ready signal 44512 is at a logic one. The data parity error signal 33006 is at a logic one since there is not a data parity error. The retry signal 56608 is the output of a NOR gate 566 on Figure 14N. Signal 31704 is applied to the input of NOR
gate 566, and is at a logic zero since an ISL function OK
signal 44208 input to a NOR gate 317 is at a logic one.
The function OK signal 40712, Figure 14K, is a decode of PROM 399. The four output signals 39909 through 39912 are applied to a NOR gate 406. As long as one of the signals is at a logic one, the output signal 40606 is at a logic zero. The signal 40606 is applied to the input of an inverter 407. The output of the inverter is signal 40712 at a logic one level.
Referring to Figure 14H, the ISL wa~t signal 44706 is applied to an input of an OR gate 629. The output signal 62906 is applied to an input of register 631. The output signal 63102 is applied to an inverter 630. The output signal 63006 is applied to the S terminal of a D-flop 453. The output signal 45309 is at a logic one level, and IS applied to the driver side of a driver-rece~ver 263, Figure 14B. The output signal 26302 is applied to a wi~red OR gate 262, which is applied to connector 104 and sent out on the bus as signal BSWAIT-00.
Referring to Figure 14H, signal 58406 is applied to the CD terminals and the R terminals of flop 404. The write bus enable signal 84405 is applied to the clock terminal, and sets flop 404 on the leading edge of signal 84405. Flop 404 is in a set state, thereby signalling an acknowledge signal to the bus as described supra.

~47~

Referring to Figure 14-O, RAMs 161 through 166 which comprise the address file register 103 on Figure

8, store bus address 0-23 signals. RAMs 364, 177, 647, 365, 366 and 389 which comprise the data file register 92 on Figure 8, store data 0-15 signals and control bus signals.
The write select signals 40903 and 41106 select one of four locations in each RAM, and in the selected locations the signals that are at the input terminals of that RAM are stored. The write bus enable signal 64406 is applied to the clock terminal of each RAM to clock the input data into each RAM.
At the time information is being written into the R~s, the flop 644 and the flop 584 of Figure 14N are set. This occurs as a result of flop 581 being set at 15 the rise of signal 64405 during the 60 nanosecond delay signal 36008 time period. Flop 584 thereupon is set by the DCN 135 nanosecond delay signal 35602 since the signal 58109 is at logic one.
Referring to Figure 14V, signals 92306, 27108, 83006 20 and 58109 of the cycle generator 146 of Figure 8 are applied to the inputs of AND/OR gate 388. Signal 92306 is at logic one since the ISL unit is not doing a transfer to the remote bus operation. Signal 63006 is at logic one since a master clear sequence is not occurring. In addition, sig-25 nal 27108 IS at a logic one since no bus register operation is occurring and signal 58109 is at a logic one level.
The output signal 38808 is applied to OR gate 608.
Output signal 60808 is applied to the CD input of flop 464. The output signal 60408 is applied to the clock in-30 put of flop 464. Signals 37606, 17612, 57206 and 46406 are applied as before described to the inputs of AND gate 604. Signals 37606, 46406 and 57206 are at a logic one level if the ISL unit is idle. Since the input signal 38808 to OR gate 176 is at logic zero, the output signal 17612 applied to AND gate 604 is at a logic one level. The flops 464 and 441 thereby are set to start an ISL cycle as described supra.
Referring to Figure 14-O, master clear sequence siqnal 47005 and local cycle signal 46406 are applied to the inputs of an ~ND gate 369, and are both at a logic zero level. When signal 46406 transitions to logic one the output signal 36903, in the data file transmitter 1~ register 121 of Figure 8, transitions to a logic one level.
The signal 36903 is applied to the enable terminal of registers 367 and 368, which comprise the data file trans-mitter register 121 of Figure 8. As a result, the register outputssignals 36702, 36705, 36706, 36709, 36712, 36715, 36716, 36719, 36~02, 36805, 36806, 36809, 36812, 36815, 36816 and 36819. In addition, the register outputs signals 39102, 39105, 39106 and 39109. These signals are applied to wired OR gates 332, 334 through 348 in Figure 14F.
Referring to Figure 14-O, the file read select signals 40211 and 40312 select the location in the RAM
containing the information to appear at the output of the R~M. Signals 49014 and 90704 are applied to the inputs of a NOR gate 402, and are at logic one during the local retry request cycle. Signals 49404, 49014 and 48502 are applied to the inputs of a NOR gate 403. The inputs are at logic one level since the ISL unit is not in one of the cvcles specifi~ed by the signals applied to NOR gate 403.
The output signal 40312 is at logic zero level.
The two read select signals 40211 and 40312 which are at a logic zero level, select location zero of the ~AM. Location zero is defined as the retry request (R~Q) register. When the file write select signals 40903 ~47~1~

and 41106 were at logic zero levels during the communica-tion bus transfer, information was written into location zero of the RAMs.
Referring to Figure 14I, data signal 33401 is applied to an inverter 333. The output signal 33310 is applied to the input of a register 539. Timing signal 32610 and signal 39702 are applied to the input of a NAND gate 547.
Referring to Figure 14K, signals 41810 and 58306 are at a logic one level, and are applied to inputs of AND/OR gate 363. The output signal 36308 is applied to the enable terminal of a decoder 397 which comprises func~ion code decoder 106 of Figure 8. Since signal 36308 is at a logic zero, decoder 397 is enabled. Address 20-23 signals 15301, 15401, 15501 and 15601 are applied to the input of decoder 397. In this case, the output control signal 39702 is selected since address 21 signal 15401 is at a logic one level and the address 20, 22 and 23 signals are at a logic one level. Referring to Figure 14I, when timing signal 32610 transitions to a logic zero, the output signal 54713 applied to the clock terminal of register 539 causes the operational signal 53910 to transition to a logic zero if the data signal 33401 is at a logic one level. The ISL unit would therefore be in a stop logic state. If the operational signal 53910 was at a logic one level, the ISL unit would be in an on-line logic state.
Re~erring to Figure 14F, signals 40006, 40003, 40004 and 40005 are applied to wired OR functions 153 through 156. Signals 40003 through 40006 are outputs of register 400, Fi~ure 14K. Register 400 is enabled by signals 41811 and 60306 which are applied to the enable terminals of register 400. Signal 41811 is generated as an output of register 418. The signal 44208 is applied to the input of register 418 as described supra.

~ ~ 47~

Signals 64508 and 57205 are applied to inputs of an AND gate 603. Both input signals are at a logic zero level, and shall be described infra. Output signal 60305 is applied to a second enable terminal of register 400, thereby storing the PROM 399 output. The PROM 399 is coded for the selected operation with signal 40003 at a logic one level. Signal 40003 is applied to wired OR
junction 154 of Figure 14F, and the output signal 15401 i5 applied to decoder 397 as described supra.
Bus address 17 signal 19914 is applied to an input of register 418 if signal 19914 is at a logic one level.
The remote address signal 41807 thereupon is selected as an output of register 418 to indicate that a remote ISL unit is addressed. If signal 19914 is at logic zero level, the local address signal 41806 is selected to indicate that a local ISL unit is addressed. The output control command is processed by both the local and remote ISL units regardless of the state of the bus address 17 signal 19914.

~47~

The control signal 41~15 output of register 418 is at a logic one level for the function code 01. Signal 41814 is applied to an AND gate 387. When the signal is at logic zero level, the output signal 38706 applied to the S input of a NAND gate 545 transitions to a logic zero level.
Signal 41802 is also applied to the input of NAND gate 545. The signal which shall be further described infra is also at a logic zero level. The output signal 54513 is applied to an input of a NAND gate 906, Figurè 14U.
The local retry request cycle signal 58306 is applied to another input of NAND gate 906. Both input signals 54513 and 58306 are at a logic one level. The output sig-nale 90611 is applied to an input of an OR gate 763.
The output signal of the gate transitions to a logic one level which is applied to the CJ input terminal of a JK
flop 923. The CK input, signal 86011, is at logic zero level since the master clear cycle is not completed.
The cycle 100 signal 76208 is applied to an inverter 761. The output signal 76108 is applied to the clock 20 inpu~ of flop 923. This clock signal is applied 100 nanoseconds into the ISL cycle. Flop 923 set indicates that a transfer operation is occurring from the local to the remote ISL. The flop remains set until the transfer is completed.
The transfer full signal 92305 is applied to the clock input of a D-flop 919 thereby setting the flop.
The output signal 91909 is applied to the input of a NAND driver 920. The output signal 92008 is applied to the input of a 125 nanosecond delay line 917.
The 37.5 nanosecond signal 91703 is applied to the input of an OR gate 918. Output signal 91808 is applied to the reset input of flop 919 thereby resetting flop 919 after being set for 37.5 nanoseconds.

?i ~ 4`~
-12~-The transfer cycle si~nal 91908 is applied to an input of a NAND gate 897. Master clear sequence signal 86106 is applied to the other input of NAND
gate 897 and is at logic zero for this operation. The 5 remote strobe signal 89701 is used in the remote ISL
to strobe the data sent from the local ISL.
Referring to Figure 14Z, which illustrates the ISL
interface drivers 115 and the remote address receivers 104 of Figure 8, the transfer full signal 92306 is applied 10 to the clock terminals of multiplexers registers 832, 835, 836, 838, 840, 842 and 846. Signals 82610, 86404 and 87311 are applied to the input terminals of an OR gate 911 and are at logic one. The output signal 91108 is applied to the select terminals of the multiplexer 15 registers 832 and 835, and is at logic one. Therefore, the input signals applied to input terminal 1 are selected.
Signals 86404 and 87311 are applied to inputs of an OR gate 912. Output signal 91203 is applied to the select input of multiplexer register 836. Since in this case 20 signals 86404 and 87311 are at logic one, the input terminal 1 of multiplexer register 836 is selected.
Signals 43009 and 58306 are applied to inputs of a NAND gate 910. The output signal 91003 is applied to the select termi~nal of multiplexer register 840. Since in 25 thi~s case both signals 43009 and 58306 are at logic zero, input terminal 1 of multiplexer register 840 are selected.
Multiplexer registers 838, 840, and 842 are wired so as to select input terminal one under all conditions.
Address 0-23 siqnals 13201, 13301, 13401, 13501, 13601, 30 13701, 13801, 13901, 14001, 14101, 14201, 14301, 14401, 14501, 14601, 14701, 14801, 14901, 15001, 15101, 15301, 15401, 15501 and 15601 are stored in the multiplexer registers 832, 835, 836, 838, 840, 842 and 846.

~7~1~

Referring to Figure 14AA, which illustrates the ISL
interface drivers 139 and the remote data receivers 116 of Figure 8, signal 92306 is applied to the clock input of multiplexer registers 849, 851, 853 and 855. Signal 92806 is applied to the select inputs of multiplexer registers 851 and 853. The select inputs of multiplexer register 849 and 855 are wired to select input terminal ones. Select signals 92806 is the output of an AND
gate 928, Figure 14W. Signals 59012 and 92505 are applied to the inputs of AND gate 928. Since both input signals are at logic zero for this operation the input terminal one of multiplexer/register 851 and 853 of Figure 14AA
are selected.
The data multiplex 0-15 signals 78307, 78409, 78507, 78609, 78707, 78809, 78907, 79009, 79107, 79209, 79307, 79409, 79509, 79607, 79709 and 79807 are applied to the input terminals of multiplexer registers 849, 851, 853 and 855.
Referring to Figure 14T, signals 78111 and 78208 are applied-to the select one and select two terminals of multiplexers 783 through 798, which comprise the internal data multiplexer 129 of Figure 8. Signals 42410 and 80108 are applied to an OR gate 781 which generates output select si~nal 78111. Signals 82010 and 80108 are applied to the i`nputs of an OR gate 782 which generates output select sl~nal 78208. Since the inputs to OR gates 781 and 782 are at logic zero, the 0 inputs of multiplexers 783 through 798 are selected. Data 2-15 signals 33501, 33601, 33701, 33801, 33901, 34001, 34101, 34201, 34301, 34401, 34501, 34601, 34701 and 34801 are applied to input terminal 0 of multiplexers 785 through 798 respectively. Signals 93012 and 93009 are applied to input terminal 0 of multiplexers 783 and 784 respectively. Signals 93012 7'~

and 93009 are outputs of a multiplexer 930. Data 0 and 1 signals 33201 and 33401 are applied to input terminal 0 of multiplexer 930. Signal 82706 is applied to the select terminal of multiplexer 930 and is at logic zero S for this operation. Enable signal 80108 is applied to the enable terminal of multiplexers 783 through 788 and is at logic zero thereby enabling the multiplexers 783 through 788. Multiplexers 789 through 798 are always enabled.
At this point address and data information has been received by the local ISL over the comm~nications bus and stored in registers. The address and data signals will be sent out over the intra communications bus to the remote ISL by means of the ISL interface drivers 115 and 139 of Figure 8.
As an example, referring to Figure 14AA, the output of MUX register 849, signals 84912 through 84915 are applied to the input of a driver 848. The output signals 84803, 84805, 84807 and 84809 are applied to a bank of terminating resistors 651, Figure 14AC. The output of resistor bank 20 651, signals 65111 through 65114, are applied to terminals of a connector 660 which is the ISL intra communications bus. Referring to Figure 14AA, the output of multiplexers 851, 853 and 855, are connected to the ISL intra communications bus through drivers 850, 852 and 854, through resistor banks 25 651, 652 and 653, Figure 14AC, to connector 660.
Connectors 660 and 663 sic,nal lines transmit information to the remote ISL. Connector 661 and 662 signal lines receive information from the remote ISL.

~,~4~1r.~

Referring to Figure 14U, signal 92305 is applied to the clock terminal of a register 813. The input signals 86404, 90002, 86712 and 90910 represent the four ISL cycles, memory request, retry request, memory response and retry response, as described supra. The ISL cycle being described is the local retry request RRQCYL cycle. In this case, signal 90002 is at logic zero. The output signal 81307 is at logic zero and is applied to the input of a driver 814, Figure 14AB, for transmission to the remote ISL.
Referring to Figure 14AB, AC ground signal 67708 is applied to the F terminal of a receiver-driver 733. This receiver-driver is always enabled if the ISL cables between the local and remote ISL are plugged in their respective ISL's. Signal 67708 is the output of an inverter 677, Figure 14AC. A capacitor 667 and a resistor 668 are connected to the inverter 677 input. Plus ~ volts is applied to the other terminal of resistor 668. Ground is applied to the other terminal of capacitor 667.
In the remote ISL, an AC ground signal 66201 is connected to pin 1 of connector 662 and is wired through the cable to the local ISL connector 663 pin 1 which is connected to ground. When the cables are connected the ground at pin 1 of cable 663 appears at the input of inverter 677 and causes the output AC ground, signal 67708 to go to logic 1 and therefore enables the receiver number 733 on Figure 14AB, (in the remote ISL) if the cable is disconnected between the twins (two ISL's), then the AC ground signal on pin 1 of connector 662, which is signal 66201, will be pulled high by resistor 668 and causes the AC ground signal 67708 to go to logic 0. This signal at logic 0 inhibits the outputs of the remote receiver 733, Figure 14AB.
Therefore, if the cables are connected the remote strobe signal number 73307 is applied to the clock input of a JK
flop 874, Figure 14V, which is set by the trailing edge of the strobe signal.
In the remote, output signal 87409 is applied to the input of an AND gate 799. Signal 62088 is applied to the other input of AND gate 799. Since signal 62008 is at 10 logic one , the output signal 79911 is at logic one.
Signal 79911 is applied to an input of an AND gate 812, Figure 14AB. Signal 67708 is at logic one since the cables are connected, therefore the generate enable signal 81208 is at logic one. Signal 81208 is applied to the 15 enable terminal of receiver driver 815. The signal 66222 input was generated in the local ISL. The output signal 81509 is applied to the input of an inverter 816. The output signal 81606 is applied to an input of an AND/NOR
gate 578, Figure 14V.
Signals 93214 and 92306 are applied to the input of AND/NOR gate 578 and are at logic one-The re te pending output signal 57808 is applied to an input of an AND gate 558. Signal 87407 is applied to the other input of AND gate 558 and is at logic zero. The 25 output signal 58803 at logic zero is applied to an input of an AND gate 571. Compare signal 27909 is applied to the other input of AND gate 571 and is at logic zero since this is not a compare cycle. Signal 57106 is applied to the input of a NOR gate 176. Output signal 17612 at logic one is applied to an input of AND gate 604. This results in the ISL cycle as described supra.

~ ~ 47L~g In this case, however, remote cycle flop 572 sets instead of local cycle flop 464. Also, since flop 464 does not set, register 490 remains empty and cycle signals 58306, 59012, 48603 and 49303 remain at logical ZERO.
Instead, on Figure 14U, the remote cycle signal 90201 is generated.
Signals 81509 and 57206 are applied to the input of a NAND gate 902. The output signal 90201 is the RRQCYR
signal defining the remote retry request cycle in the remote ISL.
If we are not in the information transfer mode, AND
gate 573 of Figure 14V, output signal 57304, at logic one, is applied to an input of an AND gate 880, Figure 14AB.
AC ground signal 67708 is applied to the other input. Output signal 88006 is applied to the enable terminal of receiver 803, on Figure 14V. Signal 56108 is applied to the input of an inverter 876. Output signal 87602 is applied to an input of an AND gate 878 on Figure l~AB. Ground signal 66201 is applied to the other input. Output signal 87803 is applied to the enable input of drivers 882 and 884, Figure 14Z. The driver-receivers 889, 890, 891, 892, 818 817 on Figure 14AA and driver-receiver 809 on Figure 14AB, are enabled in a similar manner to driver-receiver 803. Also, in Figure 14Z, driver-receiver 881-886 are enabled by the REMOTE signal to receiver the ISL intra communications bus information.
The address and data lines and some control lines have been transferred from the local ISL to the remote ISL, and an ISL cycle has heen initiated in the remote ISL.

47~

Referring to Figure 14K, remote signal 56108 is applied to the input of an AND/NOR gate 363. Signal 93214 is applied to the other input of AND/NOR gate 363. As des-cribed supra, the decoder 397, function code decoder 106 of Figure 8, is enabled.
Output control signal 39702 is selected as before since the address signals 15301, 15401, 15501 and 15601 were received over the intra communications bus from the other ISL.
Referring to Figure 14V, delay line 374 generates the end cycle signal 37407 which is applied to inverter 377.
The output signal 37712 is applied to the NAND gate 323.
Signal 32712 is also applied to NAND gate 323. The output signal 32306 is applied to the input of an OR gate 463. The output signal 46306 is applied to an OR gate 291 which generates the clear remote signal 29111 which resets flop 572 thereby concluding the remote cycle portion of the output control instruction. The final termination of the instruction will take place in the local ISL. The transfer done signal 92206 as generated in the remote ISL by the CYC100 signal 76208 and the remote cycle signal 57205 at AND gate 922 will be received at the local ISL through the receivers previously mentioned.
Referring to Figure 14U, in the local ISL, signal 73303 is applied to the input of a NOR gate 739. The output signal 73913 is applied to the reset terminal of flop 923 thereby resetting the flop.
The flop 923 was originally set when the information transfer between the local and remote ISL was started.
Referring to Figure 14V, the signal 92306 is again applied to AND/NOR gate 388 and 578 to enable another ISL
cycle to take place in the local ISL thereby enabling the local ISL to accept another command from the bus.

71~3 The output interrupt control instruction loads interrupt information into the ISL so that when an interrupt is initiated, the central processor can be interrupted at the level designated.
Referring to Figure 14N, flop 581 is set as described supra. The signal 64405 which sets flop 581, also clocks the address, data and control information received over the bus into the address and data register files on Figure 14Q, as described supra. Signal 58109 is applied to the input of register 490, Figure 14V, as before.
Referring to Figure 14K, signals 41810 and 58306 applied to AND/NOR gate 363 enable output signal 36308 thereby enabling decoder 397. As before PROM 399 is addressed and the information at the addressed location is stored in register 400. The output of register 400 is applied to the wired OR junctions of Figure 14F and applied to the decoder 397 input terminals. In this case, output interrupt control signal 39710 is selected, signal 39710 is applied to an input of an AND gate 551. Signal 57508 is applied to the other input of AND gate 551 and is at logical ZERO. The output signal 55106 is applied on Figure 14M to an input of a NAND gate 825. Timing signal 32610 is applied to the other input of NAND gate 825.
Output signal 82504 is applied to the clock terminals of registers 819 and 857 ! ~he inter~upt channel register 132 and interrupt level register 134 of Figure 8.
Data 6-8 signals 33901, 34001 and 34101 are applied to the inputs of register 819 and data 10-15 signals 34301, 34401, 34501, 34601, 34701 and 34801 are applied to the inputs of register 857 thereby completing this cycle portion of the instruction. Local cycle flop 464, Figure 14V, is reset as described supra.

~14. ~3 If this instruction was initiated by the local ISL
then in Figure 14N, flop 584, RRQ full, will reset as described supra.
If the remote ISL is to process the output interrupt control instruction then in the local ISL the BSAD17 signal 19914 input to register 918, Figure 14K, at logical ONE
forces the remote address signal 41807 to logical ONE and the local address signal 41806 is at logical ZERO. The output of AND gate 387, signal 38706 is at logical ZERO
forcing the output of NAND gate 545, signal 54513, to logical ONE. This forces the output of AND gate 575, signal 57508 to logical ONE. This forces the output of AND gate 551, signal 55106 to logical ONE.
Referring to Figure 14M, signal 55106 at logical ONE
15 forces the output of NAND gate 825, signal 82504, to logical ZERO preventing information from being loaded into registers 819 and 857.
In this case, the local ISL will transfer the infor-mation to the remote ISL. Referring to Figure 14U, signal 20 54513 at logical ONE forces the output of NAND gate 906, signal 90611, to logical ZERO which forces signal 76308 to logical ONE. This sets flops 923 as described supra thereby generating the local ISL to remote ISL information transfer cycle.
The reset timer instruction enables a number of timers in the local ISL. The output timer signal 39717 is generated as logical ZERO by the decoder 397, Figure 14K, and is applied to an input of an AND gate 553. Since this is a local operation, the remote function signal 57508 which is applied to the other input of AND gate 553 is at logical -~ ~~
ZERO. The output signal 55311 at logical zero is applied to the input of an inverter 554. The output signal 55404 at logical ONE is applied to the input of a NAND gate 280, 5 Figure 14X. The 50 nanosecond delay timing signal 32502 is applied to the other input of NAND gate 280. The output signal 28008 is applied to the clock terminal of a register 914, part of the mode control register 135 of Figure 8.
The output signals of register 914 enable a number _ _ . . .. . . .. .
of timer conditions. When one of these timer conditions times out, the output timer instruction is used to reset the timer to inhibit further time out errors.
Output signal 91407 is the watchdog timer enable gate signal. The watchdog timer is a one second timer which is used in conjunction with software to determine whether a device is not responsive to communication from the ISL.
Output signal 91402 resets the watchdog timer. Output signal 91410 is the timer enable signal. The time-out enable signal tests if a device may have a hardware fault.
Output signal 91415 is the interrupt enable reset signal.
The interrupt enable reset signal tests for non-existent resources. This interrupt would be sensed during a memory write operation or after a memory time-out.
During the master clear sequence as well as during one of the above timer operations the output clear signal 55208 is at logical ONE when either signals 28008 or 47006 which are applied to the input of a NOR gate 552 are at logical ZERO. This signal will enable the clearing of all timers in the ISL.

4, ~1~

Referring to Figure l~Y, the timer and status unit 133 of Figure 8, data 3 signal 33601 and output clear signal 55203 are applied to tlle input of a NAND gate 600. All data 9-15 signals are at logic one during the master clear sequence.
The output clear signal 60006 is applied to the reset input of a D-flop 599, the retry time-out flop, thereby resetting the flop. The operation of flop 599 will be described infra.
Similarly, output clear signal 55203 and data 0 signal 33201 are applied to the inputs of a NAND gate 506. The output signal 50608 is applied to the reset terminal of a D-flop 505 thereby resetting the flop. Flop 505 set indicates that no response was received from memory. This operation is described infra.
Output clear signal 55203 and data 1 signal are applied to the inputs of a NAND gate 460. Output signal 46011 is applied to the reset terminal of a D-flop 459, thereby resetting the flop. Flop 459 set indicates and I/O device time-out.
Referring to Figure 14X, output clear signal 55203 and data 2 signal 33501 are applied to the inputs of an AND
gate 635. The output signal 63503 is applied to the reset terminal of counters 636 and 637 thereby resetting the 25 counters. These counters 636 and 637 are a part of the watchdog timer control. The operation of the watchdog timer control is described supra.
The output address instruction unlike the previously described instructions does not affect the remote ISL.
30 The output address instructions will only be issued to the local ISL since all address is controlled by the local ISL which we will get into. The output instruction will load an address into the local ISL. This address infor-mation will include a channel address and/or a memory 35 address. The output address instruction will select one - of the address locations.

~131-Referring to Eigure 14K the output address instructions select the signal 39706 output of function code decoder 397.
On Figure 14Q, which illustrates the RAM counter 118 and R~l control register 108 of Fi~ure 8, signals 39706 and 50 nanosecond delay timing signal 32404 are applied to the input of a NAND gate 743. Output signal 74310 is applied to the clock terminal of register 758 and to the input of an inverter 742. The output signal 74212 is applied to the Gl terminal of RA~q counters 744, 745 and 746, thereby enabling the data inputs of the counters.
The register 758 is loaded with data 3-5 signals 33601, 33701 and 33801 which is the write enable control for the three RAMs (CP translator, memory translator and channel bit).
Counter 744 is loaded by data 6, 7 signals 22901 and 34001. Counter 745 is loaded by data 8-11 signals 34101, 34201, 34301 and 34401 and counter 746 is loaded by data 12-15 signals 34501, 34601, 34701 and 34801.
The output address instruction is com~leted with R~q counters 744, 745 and 746, loaded with the address of the locations that will be read or modified and the register 258 storing the write enable bits for the RAM selection.
The output data instruction is used in conjunction with the output address instruction. Using the address locations and the RAMs that were specified in the output address instruction, the data received from the communications bus during this instruction will be stored in the RAMs at the specified address.
Referring to Figure 14K, the output signal 39715 of decoder 397 is forced to logical ZERO. As described supra, signal 39715 and remote function signal 57508, both at logical ZERO are applied to the input of AND gate 643. The write RAM signal 64303 at logical ZERO is applied to the input of NOR gate 639.

.~ 11 g ~

-13~-The write enable signal 63908 is at logical ONE. On Figure 14V, signal 63908 and 50 nanosecond delay timing signal are applied to the inputs of AND gate 638. This - forces write memory signal 63811 to logical ZERO.
Referring to Figure 14Q, signals 53910 and 56108 are applied to the input of AND gate 748. Output signal 74808 is applied to the enable terminal of registers 741 and 929 thereby enabling the address stored in R~l counters 744, 745 and 746 to the output of the registers. The output signals ~om ~ control register 108 of Figure 8, signals 74102, 74105, 74106, 74109, 74112, 74115, 74116, 74119, 92905, 92906, 92909, 92912, 92915, and 92916 are applied in Figure 14F to the wired OR terminals 137 through 149.
Referring to Figure 14Q, the output of register 758 is applied to OR gates 730, 737 and 759. The outputs 73003, 73706 and 75906 determine the RAM into which the address stored in registers 741 and 929 is written. Signal 73003 is the memory translation write enable output. Signal 73706 is the channel write enable output and signal 75906 is the CP translation write signal. It is therefore possible to write into any combination of RAM's.
Signals 73003, 73706 and 75906 are also stored in register 929.
Signals 75906, 73706 and 73703 appear on the address bus in the ISL as address signals 13701, 13801 and 13901 respectively. Signal 13701 is applied to the input of NAND
gate 760, Figure 14W. Signal 63811 is the other input to NAND gate 760 and the output signal 76003 is applied to the write enable terminal of RAMs 757 and 754, the CP source and destination RAMs 131 and 113 of Figure 8.

Referring to Figure 14R, signals 13801 and 63811 are applied to the inputs of NAND gate 312. The output signal 31206 is applied to the write enable terminal of RAM 276, the channel hit bit RAM 142 of Figure 8.
Referring to Figure 14S, signals 13901 and 63811 are applied to the inputs of NAND gate 859. The output signal 85906 is applied ~o the write enable terminals of RAMs 706 through 715 and 883, the memory translation and hit bit RAM 125 of Figure 8.
Referring to Figure 14Q, at the end of the instruction RAM counters 744, 745 and 746 are incremented by signal 74711 which is applied to the +l clock terminal of the counter 746. Signal 39715 input to NOR gate 908 is at logic zero therefore output signal 90812 is at logic zero. Since 15 signal 90002 is also at logic zero, output signal 74003 is at logic zero. Since the end pulse signal 37606 is at logic zero, the output signal 74711 at logic zero increments counter 746 at the end of the ISL cycle when signal 97606 goes to logic one, counters 745 and 746 incremented by 20 the ripple carry signals 74612 and 74512 respectively, described supra.
Referring to Figure 14N, the RRQ full flop 534 is reset by the input signals 76208, 56803, 47006 and 57611, to AND/
2~0R gate 286 being at logic one.

'7~ .'3 -1~4-For the remote cperation of the output mask data instruction, the output mask address only is issued through the local bus so that if an output mask data instruction is to be issued to a remote bus the address will be sent over to the remote bus in the same manner as described supra via the address bus and the data and other functions will be ~oming from the data file as described supra.
For writing in the remote ISL RAMs the address and data information from the local ISL is sent to the remote ISL, the counter in the remote ISL is not used to control the address of the RAMs, the information for the addressing always comes from the local ISL.

'7~19 The input interrupt ontrol is received from the inter communications bus exactly as the output instructions are received, however, referring to Figure 14K, the PROM 399 output signal 39909, is at logical ONE. The signal 39910 is applied to the input of register 400. The output signal 40005 is applied to wired OR terminal 156 in Figure 14F.
Signal 15601 at logical ONE is applied to the input of decoder 397, Figure 14K. Output signal 39709 is at logical ZERO.
Also, signals 19914, 44208 and 44508 are applied to the inputs of register 418. Output signals 41806, 41810 and 41814 are at logical ONE. These signals are applied to the input of AND gate 387. The output signal 38706, at logical ONE, is applied to the input of NAND gate 545.
Output signal 54513 at logical ZERO is applied to the input of a NOR gate 613. The output signal 61306 is forced to logical ONE.
Referring to Figure 14N, flops 581 and 584 are again set and a local ISL cycle is initiated as described supra.
The address and data information on the communications bus is stored in the register files of the local ISL.
The intent of this instruction is to read the two registers 819 and 857, Figure 14M. The register 819 contains the CP channel address and register 857 contains a level at which the interrupt is controlled. The infor-mation from register 819, the interrupt channel register 132 of Figure 8, and from register 857, the interrupt level register 134 of Figure 8, is placed on the communications bus.
Signals 81902, 81907, 81910, 81915, 85715, 85702, 85710, 85707, 85705 and 85712 are applied to the terminal 3 inputs of internal data multiplexers 789 through 798, respectively, of Pigure 14T. Ground signals are applied to the terminal 3 inputs of internal data multiplexers 783 *~-136-through 788. Signals 39709 and 42708 are applied to inputsof a NOR gate 801. Signal 39709 is at logic zero. The output signal 80108 at logic one is applied to the inputs of OR gates 781 and 782. The output signals 78111 and 78208, at logic one are applied to the 1 and 2 select terminals respectively of multiplexers 783 through 798 thereby selecting the 3 terminal input to the multiplexers.
Signals 78907, 79009, 79107 and 79209 are applied to input terminal 0 of a multiplexer 780, Figure 14W, data multiplexer 137 of Figure 8. The output signals 78004, 78007, 78009 and 78012 are applied to the input terminal 1 of MUX 526, Figure 14G, and is selected for this instruction.
Output signal 78609, 78307, 78507, 78409, 78809, 78707, 79307, 79509, 79607, 79709 and 79807 are applied to input terminal 1 of MUX registers 525, 527 and 528, Figure 14G, which comprise the data multiplexer register 138 of Figure 8. AND/NOR gate 524 output signal 52408, at logic one is applied to the select terminal of MUX registers 525, 526 and 527 thereby selecting the input terminal 1. Signals 52408 and 42709 are at a logic one level, and are applied to the inputs of an AND gate 372. The output of the gate transitions to a logic one which is applied to the select terminal of MUX register 528.
Referring to Figure 14G, signals 15202, 61306 and 58306 are applied to the input of a NAND gate 465. The address 20 signal 15202 indicates an input instruction being performed.
Output signal 46508 at logical ZERO is applied to the input of a NOR gate 378. The output signal 37806 is at logical ONE.
Referring to Figure 14D, signals 76208 and 37806, at logical ONE, are applied to the inputs of an AND/NOR gate 278. The output signal 27808 is applied to the clock terminals of M~X registers 525 through 528, Figure 14G.

, ~ ~...9L7'~1~
--137_ The output signals 52514, 52512, 52513, 52515, 52613, 52612, 52614, 52615, 52712, 52714, 52713, 52715, 52814, 52815, 52813 and 52812 are applied to parity generators 521 and 522 which generate parity signals 52109 and 52209.
Referring to Figure 14D, signals 27808 and 56406 are applied to inputs of an OR gate 562. The output signal 56211 is applied to the input of an inverter 563. The output signal 56308 is applied to the clock terminal of an ISL request flop 450. Signal 45009 and bus busy signal 10 20804 are applied to the inputs of a NAND gate 533. If the bus is not busy, output signal 53303 which is applied to the set input terminals of a my request flop 534, sets the flop.
Signal 56211 is also applied to the clock terminal 15 of the ISLUOK flop 446 thereby setting the flop, thereby enabling the bus priority network by signal 44609 at logical ONE being applied to a NAND gate 520. If all of the input conditions of NAND gate 520 are met, then the output signal 52009 is applied to the set terminal of a my data cycle now flop 517, indicating that the ISL is putting information out on the communication bus.
The output signals of MUX registers 525 through 528, Figure 14G, and the parity generators 521 and 522 are applied in Figure 14B to the inputs of DRVR-RCV's 219, 220, 222 through 238. The my data channel now signal is applied to the other inputs of the DRVR-RCV's and gates the infor-mation onto the bus.
Referring to Figure 14N, the ISL cyclc is terminated as described supra by resetting the RRQ full flop 584, when the signals 76208, 56803, 47006 and 57611 inputs to AND/NOR gate 286 are at logic one and resetting flop 581 when signals 37712, 58306 and 54008 which input NAND gate 582 are at logic one.

~ ~ 4 ~

The remote interrupt control instruction is similar to the local interrupt control instruction except that the BSAD17 signal 19914 input to register 418, Figure 14K, is at logical ONE. Output signal 41806 at logical ZERO
is applied to the input of AND 387. Output signal 3g706 is at logical ZERO forcing output 45413 to logical ONE, forcing output signal 61306 to logical ZERO.
Referring to Figure 14G, the signal 61306 input to NAND gate 465 forces output signal 46508 to logical ONE
forcing the enable signal 37806 to logical ZERO. Signals 37806 and 76208 are applied to the input of AND/NOR gate 278, Figure 14D. Signal 37806 at logical ZERO forces the output signal 27808 to logical ONE thereby disabling the clock input to MUX register 525, 526, 527 and 528.
The remote ISL will generate an ISL cycle and will send the data back to the local ISL as specified by the instructions.
As in previous remote ISL cycles, decoder 397, Figure 14K will generate the signal 39709 which in turn will generate the remote request cycle in the remote ISL.
However, the remote ISL sends the data back to the local ISL in the following manner.
Referring to Figure 14U, signals 15301 and 90112 are applied to the inputs of a NAND gate 905. Output signal 90504 at logical ONE is applied to the input of an AND gate 822. Signal 93214 is applied to the other input of an AND gate 822. Since this is the remote ISL, signal 93214 at logical ONE, was qenerated by the local ISL
and sent to the remote ISL indicating that it was a remote function code.

.11 ~474~1~

Output signal 82208 is applied to the input of a NAND
gate 924. End pulse signal 37606 is applied to the lnput of an inverter 800. The output signal 80002 is applied to the other input of AND gate 924. Output signal 92408 goes low at the end of the remote cycle thereby setting flop 923. This flop being set initiates the transfer cycle from the remote ISL to the local ISL as described supra.
Signal 82208 is applied to an input of a NOR gate 909.
Signal 59012 is applied to the other input of NOR gate 909.
Output signal 90910 is applied to an input of register 813.
Signal 92305 is applied to the clock input of register 813.
In Figure 14U, the signal 81314 is sent back to the local ISL. In Figure 14V, signal 81503 is generated and applied to a NOR gate 269. The output signal 26912 is applied to the input of AND/NOR gate 578. Signal 27108 is applied to the other input of AND/NOR gate 578. This initiates the remote cycle back to the local ISL as described supra.
The initial cycle in the local ISL was a remote input cycle. The cycle originating from the local ISL was sent to the remote ISL to initiate an RRQCYR within the re te ISL. The RRQCYR cycle in the remote generates an RRSCYR
(response) cycle in the local ISL. The local ISL initiates an RRSCYL cycle to send out on the bus the data received from the re te during the RRSCYR cycle in the local ISL.
Referring to Figure 14N, in the local ISL, signal 81503 received from the remote ISL and signal 57206 are applied to inputs of a NAND gate 597, the remote response output signal 59710 is applied to an input of an OR gate 592.
Signal 46108 is applied to the other input of OR gate 592 and is at logical ZERO. The output signal 59211 at logical ONE indicates the re te response cycle (RRSCYR).

~1 ~ 47 ~
--l4n-As described supra, the data bus and address bus in the local ISL will reflect the remote address and data receivers from the other half ISL. So in this case, the data that is going to be present on the data bus will be the interrupt channel and level data that was put on the transmitters and fed to these receivers from the remote ISL.
The data bus has the proper data during this remote cycle in the local ISL. This data is fed through the data multiplexers 783 through 798 of Figure 14T, which comprise data multiplexer 129 of Figure 8. Unlike the local input interrupt control, at this point in time, the function code decoder output is invalid since this is a response cycle.
Referring to Figure 14T, signals 29709 and 42708 are now at logical ONE and input NOR gate 801. Therefore, the select signals 78111 and 78208 are at logical ZERO thereby selecting input terminal 0 of MUXs 789 through 798. This selects the data 6-15 signals 33901, 34001, 34101, 34201, 34301, 34401, 34501, 34601, 34701 and 34801 reflecting the interrupt channel and level data sent from the remote ISL to the local ISL.
At this point, all the cycles described have been ISL
cycles which enable function code decoders. Now the RRSCYR
cycle or the retry response re te cycle will not initiate any function code decode. Referring to Figure 14K, the 25 signal 36308 enable input to decoder 397 is at logical ONE. Therefore, a remote function code is not generated for an RRSCYR cycle back to the local ISL. The data and address information will be sent out on the bus as described supra.
Referring to Figure 14N, the RRQ flop 584 was reset and the RRQ TO DO flop 581 was reset in the original RRQCYL
cycle as in an output command or the initial input command via gate 582. During the RRQCYL cycle at end pulse time, we would reset the RRQ TO DO flop 581. The RRQ FULL flop ~474~

~141-584 is the function that keeps this path busy, therefore flop 581 resetting at this time will not affect the operation since it cannot set again until the RRQ FULL signals 53405 and 58406 are returned to their normal state with flop 584 not set.
Referring to Figure 14K, register 418 is reset by the signal 56011 output of an OR gate 560. The register 418 is therefore reset at the same time flop 584, Figure 14N, is reset thereby clearing out all the control functions which were set into register 418 at the initiation of this instruction.

7~

The input mask data instruction basically is going to read the hit bit information of RAM 142 of Figure 8. It will read the memory address translation and hit bit of RAM
125 of Figure 8. It will be reading the CPU destination trans-lation RAM 131 of Figure 8. The input data command is alwayspreceded by an output aaaress instruction or command except where contiguous locations are read. One input data instruction is followed by another input data instruction. But some-where there had to be an output address instruction which would load the address of the starting location to be read into RAM counter 118, of Figure 8. This is the RAM counter which feeds the RAM counter control register 108, the output of which is used to address the RAMs indicated in the RAMs 142, 125 and 131 as just described. The address infor-mation is used to address the RAMs and the data from theseRAMs are transferred to the data bus for the local or remote ISL to which the instruction is issued. Now to briefly cover the cycling of a local ISL input data instruction it will consist of a communication bus cycle to present the instruction and then it will take an internal ISL cycle which in this case would be an RRQCYL cycle, and then followed by another communication bus cycle. So there is only one internal ISL cycle for a local input data instruction.
The remote input data instruction will require three internal ISL cycles. The first cycle is an RRQCYL cycle which will sent to the remote ISL the address of the RAM
location to be read. During this cycle, the RAM address will be sent to the remote ISL along with the function code which has been described supra, to generate the second cycle, an RRQCYR cycle in the remote ISL. This data in turn will be collected from the remote ISL RAMs, analogous to RAMs 142, 125 and 131 as described supra in Figure 8. The data will be sent back to the local ISL where f.

-]4~-a third cycle, the RRQCYR cycle will be generated.
Following the RRSCYR cycle, the!data is placed on the communications bus for tr~nsfer to the CPU that requested the data. Most of the logic of the instruction has been covered when describing the input interrupt control instruction. The main difference is in the function code decoder output which selects the proper multiplex inputs to steer the data to the data bus to send the data to the selected communication bus whether from the local or remote ISL.
Referring to Figure 14N, flops 584 and 581 are set as described supra. Signal 58506 at logical ONE is applied to the CJ input of flop 581 and clock signal 66405 sets flop 581. Signal 58109 applied to the CJ input of flop 584 causes RRQ full flop 584 to set on the fall of clock signal 35602. This prevents other commands from being accepted by the ISL using the retry path.
As described supra, the ISL will upon detection of a retry request to do, generate an ISL cycle. And the ISL
cycle starts the timing chain through delay line 374, Figure 14V, and sets a local ISL cycle regardless of whether it is a local or remote instruction at this time.
The local cycle will generate, if the instruction is addressed to t~le local ISL, the timing and data paths to send the data to the communica~ion bus drivers.
Referring to Figure 14K, the function code output decoder 397 generates an output signal 39714 for an input data i~nstruction. The input data function code on the communication bus when issued will be a function code 10.
This function code 10 along with the proper control bit configuration is applied to the PRO~ 399. The output of this PROM 399 is an encoded internal function code and this is stored into register.400. The output of register -1~4_ 400 as previously described w~ll be presented on the address bus during the R~QCYL cycle that we are generating, and the function code on the input to the decoder 397 will enable the input data function 39714. This function, if being issued to the local ISL will attempt to read the data from the specified registers.
During the input data, the data MUX's in Figure 14T
will gather all the appropraite data through the various registers. Input data signal 39714 is applied to the input of an inverter 820. The output signal 82010 is applied to the input of OR gate 782. Output signal 78208, the MUX
selector 2 signal is at logical ONE. MUX selector 1 signal 78111 is at logical ZERO since both inputs to OR gate 781 signals 42410 and 80108 are at logical ZERO since this is not input interrupt control or interrupt cycle.
Therefore, input terminal 2 of MUX's 783, 784, 785 and 786 are selected. The input data are the CP destina-tion translator RAM function signals 75411, 75409, 75407 and75405. These are the oùtputs of RAM 754, Figure 14W.
Referring to Figure 14W, MVX 749 output signals 74904, 74907, 74909 and 74912 are applied to the address selection terminals of CP destination RAM 754.
Signals 59012 and 92505 are applied to AND gate 928.
Since this is not an RRSCYL cycle, the output signal 62806, at logical ZERO is applied to the select terminal of MUX 749. Therefore the address 14-17 signals 14601, 147~1, 14801 and 149al are selected.
Referring to Figure 14Q, the output of the RAM
counters 744, 745 and 746 are applied to the inputs of 30 registers 741 and 929 which comprise the RAM control register 108 of Figure 8. Since this is an ISL configur-ation mode and non-remote operation, the signals 53910 and 56108 which are applicd to the input of AND gate 748 are at logical ZERO. The output signal 74808 at logical 35 ZERO enables registers 74l and 929. The selected outputs ~ ~4~1'3 of these registers are reflected at the input address selection terminals of RAM 754, Figure 14W as described supra.
The counters 744, 745 and 746, Figure 14Q, were previously loaded from an output address instruction.
Referring to Figure 14R, channel mask RAM 276, which stores the channel hit bit has its address selection input terminals selected by MUX's 313, 314 and 315. Signal 53911 is applied to the select terminal of MUX's 313, 314 and 315. Since this is a configuration mode cycle, the signal 53911 is at logical ONE thereby selecting input terminal 1. These are address b~ts 8-17 signals 31509, 31504, 31512, 31507, 31412, 31409, 31404, 31407, 31304 and 31312.
The channel hit bit 27607 output of RAM 276 is applied to input terminal 2 of MUX 787, Figure 14T. Memory hit bit 86307 is applied to input terminal 2 of MUX 788.
It is the output of RAM 863, Figure 14S. The input address 0-9 selection signals 47507, 47409, 47307, 47312, 47309, 47304, 47204, 47209, 47212 are generated as the outputs of MUX's 472-475, Figure 14R. Input select 1 and 2 signals 48112 and 53911 are at logical ONE. Since this is not a mem~ry reference nor is the ISL in the data transfer mode, therefore input signals 24414 and 53910 of gate 481 are at logical ZERO. The output of the NAND gate 481 is at a logical ONE.
Therefore, address 8-17 signals 14001~ 14101, 14201, 14301, 14401, 14501, 14601, 14701, 14801 and 14901 are selected. Therefore, output signal 86307 of RAM 863, Figure 14S, the memory hit bit is selected.
The memory translation RAMs 706 through 715 output signals 70607, 70707, 70807, 70907, 71007, 71107, 71207, 71307, 71407 and 71507 are applied to the terminal 2 inputs of internal data MUX's 789 through 798 respectively, Figure 14T. RAMs 706 through 715 are addressed by the 35 signals addressing memory mask hit bit RAM 863, Figure 14S.

~1~47~1~

For a local input data instruction, the data from the MUXs 783 through 798, Figure 14T, is transferred to the terminal 1 input of MUX registers 525 through 528, Figure 14G, which are the bus interface multiplexer registers 138 of Figure 8.
As described supra, select signal 52408 selects the signals at the input terminal 1 of MUX registers 525 through 527 and select signal 37208 selects the signals at the input terminal 1 of MUX register 528.
The remainder of the operation for a local input data instruction is as described supra for transferring the information out on the communication bus at the conclusion of the RRQCYL cycle.
The remote input data instruction is identical to the operation as described supra for the input interrupt control. That is, during the RRQCYL cycle a transfer cycle is generated which generates a remote strobe to the remote ISL. The remote ISL will use this signal to generate a remote cycle. This remote cycle will be an R~QCYR cycle as previously described and the main differences are that rather than the data MUX, the channel address and memory translation RAMs getting their addresses from the RAM counter control as described supra, the remote ISL
w~ll be getting its address from the remote address receivers, which is box 104 on Figure 8. So therefore the address inputs to the channel hit bit RAM on Figure l~R, and memory translation R~Ms on Figure 14S and the CP translation RAMs on Figure 14W, will still come from the address bits as described supra, and the output of thefie RAMs will be fed to the data MUX as for the local, and the output of the data MU`; rather than going to the communication bus data MUX registers on Figure 14G, will go to ~4'7~

-147_ the local data drivers of Figure 14AA. The multiplex registers 849, 851, 853 and 855 will receive the data MUX outputs and get stored in this register at the transfer full time, which was previously described.
This signal, 92408 gate 924 output, Figure 14U, is the signal that happens at the 100 nanosecond delay signal of the remote cycle if the data is to go to the local ISL. The data must be sent back to the local ISL
therefore these four MUXs will receive the data which is sent back to the local ISL twin. Now the local ISL
as described supra will receive a signal to generate an RRSCYR cycle. This RRSCYR cycle as described supra will take the data from the remote ISL send it to the communication bus register and in turn generate a communication bus cycle and send this data back to the CP that requested the data initially.
The input status intruction of the ISL unit is described. The ISL input status command will be identical as far as the cycle logic and the timing is concerned, to the other input commands to the ISL.
Only the RRQCYL cycle will take place if the instruction is for the local ISL. If the instruction is for the remote ISL, three cycles will be performed, the RRQCYL
local ISL cycle, the RRQCYR remote ISL cycle following by the RRSCYR local ISL cycle. The only differences are as follows.
Referring to Figure 14K. signal 39711 is selected as the output of deocder 397. Signal 39711 is applied to the input of an inverter 424. Output signal 42410 at logical ONE is applied to the input of OR gate 781, Figure 14T. The select 1 inpl~t signal 78111 at logical ONE selects the input terminal 1 of MUXs 783 through 798.
Select 2 signal 78208 is at logical ZERO. Therefore, the ~147~

the signals at input terminal 1 are selected for transfer to the communication bus and then to the requesting central processor.
These input data signals (ISL status bits) to MUXs 783 through 798 are referenced in Table 11. Data bit 0 (input signal 87203, MUX 783) is the operational bit, this is the bit 0 which indicates whether the ISL is in a data transfer or configuration mode. Data bit 1 (input signal 89309, MUX 784) indicates if there was an interrupt requested from a remote ISL twin. It indicates both watchdog time-out or a rather non-existent resource error.
Rather than explaining all the individual status bit inputs at this time, we will just complete the data flow of the instruction and upon completion we will show what each of the individual status bits pertains to of Figure 14T.
As described supra, the data outputs of MUXs 783 through 798, Figure 14T, is applied to the bus MUX registers 848, 851, 853 and 855, Figure 14AA, for the local ISL input status instruction. A communication bus cycle will be generated and the status information sent to the requesting central processor.
The remote input status instruction is identical to the remote input data and input interrupt control instructions. me information will be sent out on the bus from the remote ISL to the local ISL from where it is sent out on the communication bus to the requesting central processor.
Following are the functions the status bits perform in the ISL timer and status unit 133 of Figure 8. The first status bit to data ~IUX 0 on Figure 14T, is the ~4,~
-1~9-operational bit signal 87~03. Referring to Figure 14I, signals 62806 and 53310 are applied to the inputs of an AND gate 872. Signal 628n6 at logical ONE indicates that the other ISL, remote or local, is linked into the system and power applied.
Signal 66243 is connected to the ISL interface bus by connector 662 Figure 14AC and is applied to an input of driver 736, Figure 14A~ and to a pull-up resistor 665 to +5 volts. Therefore if either ISL is disconnected or powered down, the signal G6243 is at logical ONE.
Output signal 73612 is applied to the input of an inverter 628, Figure 14J. The output signal 62806 is applied to the input of AND gate 872. Signal 53910 is at logical ONE and the output signal 87203 at logical ONE is applied to the input terminal 1 of MUX 783, Figure 14T.
Driver 913, Figure 14AB, has a ground signal applied to the input. The output signal 91318 is applied to connector 663 terminal and then to the other ISL thereby supplying the ground signal for the interconnected ISL's.
Referring to Figure 14T, the remote interrupt stored signal 89309 is applied to input terminal 1 of MUX 784.
The data MUX bit 1 signal 78409 is generated as an output.
Referring to Figure 14X, non-existent memory signal 87112, watchdog time signal 9~616, time-out signal 91402 and remote interrupt enable signal 91415 are applied to tAe inputs of an AND/NOR gate 895. Output signal 89508 at logical ZERO indicates that there was a remote interrupt or time-out and is applied to the set terminal of a D-flop 8~3 which sets the flop.
Referring to Figure 14Y, the end pulse signal 37712and the status signal 42410 at logical ONE are applied to inputs of a NAND gate 609. The output signal 60906 .~ ~ 4 ~

is applied to the input of an OR gate 295. A master clear signal 83006 is applied to the other input. The output signal 29506 at logical ZERO is applied to the reset terminal of flop 893, Figure 14X, thereby resetting the flop after the status is read.
Referring to Figure 14T, the input terminal 1 of MUX 785 is tied to ground or logical ZERO, the status signal for Data MUX bit 2, siqnal 78507 is therefore at logical ZERO. Data MUX 3 signal 73609 is generated by the active signal 10115 applied to MUX 786. This signal 10115 is the output state of the hexadecimal rotary switch 101, Figure 14J, indicating this local ISL unit is active when at logical ONE or passive when at logical ZERO.
Data MUX bit 4 signal 78707 output of MUX 787 and data MUX bit 5, signal 78809, are at logical ZERO since the respective terminal 1 inputs of MUX's 787 and 788 are at logical ZERO.
The watchdog time-out function, data MUX bit 6, signal 78907 is the output of MUX 789. Signal 91502 is applied to the terminal 1 input of MUX 789. Referring to Figure 14X, 50 cycle AC or 60 cycle AC signal 10435 from connector 104, Figure 14A, is applied to the input of an RC filter resistor 112, Figure 14X. The other terminal of the resistor signal 11202 is wired to a .01 microfarad capacitor 113 and is applied to the input of a Schmitt Trigger inverter 261. The other terminal of capacitor 113 is wired to ground. The output of Schmitt Trigger inverter 261, signal 26102, is applied to the input of an AND gate 634. The watchdog timer enable signal 91407 and the watchdog time-out signal 63712 are applied to the other inputs of AND gate 634. The watchdog timer enable signal 91407 is set during the output timer instructior.

~ ~ 47 ~1~

described supra. The watchdog time-out signal 63712 prevents a time-out cycle if the previous cycle had timed out. The output signal 63406 is applied to the G2 enable terminal and the clock terminal of counter 636.
Output signal 63602 is applied to the G2 enable and clock terminals of a counter 637. The output signal 63712 is applied to the input of AND gate 634 as described supra and to the input of an inverter 915. Output signal 91502 is applied to the terminal 1 input of MUX 789. The watch-dog timer is reset by signal 63503 being at logical ONEwithin approximately one second of the start of the operation of the counters 736 and 737, then the time-out signal 91502 is generated. The resetting of counters 736 and 737 was described supra.
Referring to Figure 14T, data MUX bit 7, signal 79009 is the output of MUX 790, the terminal 1 input of MUX 789 is at ground or logical ZERO.
The data MUX bit 8 signal 79107 is the output of MUX 791. The retry time-out signal 59905 is applied to the terminal 1 input of MUX 791. The retry time-out signal 59905 is forced to logical ONE i during an I/O
command to a controller on the remote ISL bus, an ACK
signal 16001 or a NAK signal 24901 is not received within 120 milliseconds of the initiation of the command thereby indlcating a device fault to the central processor initiating the command. The generation of signal 59905 was described supra.
Data MUX bit 9 signal 79209 is the output of MUX
792. The I/O time-out signal 45g09 is applied to the terminal 1 input of Mux 792. The I/O time-out signal 45909 is at logical ONE when an I/O command issued to a controller on a remote bus, has acknowledged the fact that it received the command, and that a second-half bus ~ ~7~S ~
-1~2-cycle from this device should be forthcoming and the second-half bus cycle is not forthcoming within 250 milllseconds. That is, providing the enable for the timers via the output time instruction had been set to the true state as des~ribe~ supra.
Data MUX bit 10 signal 79307 is the output of MUX
7g3. The memory time-out signal 50509 is applied to the terminal 1 input of MUX 793. The memory time-out signal 50509 is at logical ONL;' if a second-half ~us cycle is not forthcoming within approximately 6 micro-seconds providing the first-half bus cycle was acknowledged.
The operation of the flop 505, Figure 14Y was described supra.
Data MUX bit 11 signal 79409 and data MUX bit 12, 15 signal 79509, the respective outputs of MUXs 794 and 795, Figure 14T are at logical ZERO since the terminal 1 inputs to the MUXs 794 and 795 are at ground. Data MUX 13 signal 79607 is the output o~ MUX 796. The non-existent resource signal 86905 is applied to the 20 terminal 1 input of MUX 796. This signal 86905 is at logical ONE -if during a memory write operation the memory location addressed did not exist in the system.
Referring to Figure 14I, the bus NAK signal 24814 is appli~ed to the input of a register 413. The output signal 25 41307 is appli~ed to the input of a NAND gate 544. The memory write signal 52306 and the memory request signal 51505 are also applied to the inputs of NAND gate 544.
The output signal 54408 at logical ZERO is applied to the set input of a D-flop 869, Figure 14T, thereby setting the flop indicating that the memory location addressed by the remote ISL does not exist.

:~ ~ 4~

Data MUX bit 14 signal 79709 is the output of MUX 797. The ISL parity error signal 44409 is applied to the terminal 1 input of M~X 797. This signal is at logical ONE any time a command issued to the ISL
contains bad parity. Referring to Figure 14B, the bus data 0-15 signals are applied to the inputs of parity generators 232 and 239. The odd parity output signals 23206 and 23906 are applied to the inputs of a NOR gate 221. The output signal 22108 is applied to the other input of OR gate 331. BSREDD signal 25403 indicates that the source detected bad parity before sending the data out on the bus. Signal 33108 is applied to the CD input of a D-flop 444 Figure 14Y which sets on the clock timing signal 36204 if bad parity was detected.
Data Mux bit 15 signal 39807 is the output of MUX
798, Figure 14T, and is at logical ZERO since the terminal 1 input to MUX 298 is at ground.
The input ID command instruction is different in initiation than the other input commands in that it makes no difference whether it is issued to the local or remote ISL. The cycle is the same. That is, only one cycle is involved, and that will be a local RRQCYL
cycle. The ID that is returned for an ISL is either going to be a nexadecimal 2402 in the case where the local and remote ISL are both connected and powered up, and if the remote ISL is not electrically connected, then the ID returned will be a hexadecimal 2400.
Referring to Figure 14K, the output of PROr~ 399 is applied to the input of ~ND gate 419. The output signal 41906 is applied to the input of register 418. The output signal 41802 is applied to the input of NAND
gate 545. This signal 41802 at logical ONE inhibits the _Ir)~_ OUtpllt signal 54513 from generating a remote cycle.
Also the decoder 397 generates the output signal 39716.
Signal 39716 is applled to the select inputs of ~qUXs 435 and 436, Figure 14J, which select the ID function code of hexadecimal 24.
Signals 42304 and 62806 are applied to the inputs of an AND gate 417. Signal 42304 is the ID code/decode function and is at logical ONE. Signal 6~806 was described supra as being at logical ON~ when the remote ISL is connected and powered up. The output signal 41711, the ID bit 14, at logical ONE gives a hexadecimal 2 for the last hexadecimal digit. Therefore, the ID code is hexadecimal 2400 for a local ISL being operative and hexadecimal 2402 for the local and remote ISL being operati~e.
Referring to 14G, signal 42304 at logical ONE is applied to the input of AND/NOR 524. The output signal 52408 at logical ZERO, is applied to the select terminal of MUX registers 525, 526 and 527, thereby selecting the terminal 0 inputs of MUX registers 525, 526 and 527.
Select 52408 is applied to the input of AND gate 372, data multiplexer-register 138 of Figure 8. Output signal 37208 at logical ZERO is applied to the select terminal of MUX register 528 thereby selecting the terminal output.
The input signals 43504, 43410 and 43507 to MUX
register 525 are at logical ZERO and input signal 43509 is at logical ONE. The input signal 43512 of MUX
register 527 is at logical ZERO and input signal 43604 is at logical ONE. Input signals 43609, 43612 and 43607 of MUX register 526 are at logical ZERO. The output signal 52615 is at logical ZERO since the terminal 0 input is grounded. Signals 52908 and 86606 are applied to the input of an OR gate 513. Both signals are at -15i-logical Z~RO since they are associated with a non-ID
function transfer. Output signal 51303 which is applied to the input of MUX register 527 is at logical ZERO.
The output of an OR gate 514, signal 51406, at logical ZERO, is applied to the input of MUX register 527. The input to OR gate 514, signal 53006, is associated with a memory transfer and an interrupt as is at logical ZERO. Output signals 52814 and 52815 are at logical ZERO since their respective input terminals to MUX register 528 are at ground. Signal 41711 describes either a local ISL operation of a local and a remote ISL
operation as described supra.
Output signal 52812 is at logical ZERO since the input terminal to MUX register 528 is at ground during the RRQ cycle. The clock bus signal 27808 is generated as described supra which loads the ID into registers 735-738 thereby generating communication bus cycle and sending that ID to the central processor requesting the data.
This is shown in Figure 8 whereby the information in hex rotary switch 140 is sent directly to the data multiplexer register 138. That essentially completes the ISL configur-ation mode.
Refexring to Figure 14K, the output signals 40003 through 40006 are applied to the wired ORs 153-156, 25 Figure 14F, to connect address 20-23 signals 15301, 15401, 15501 and 15601. The register 400, Figure 14K, is enabled by signals 41811 and 60306 at logical ZERO.
Signal 41811 was described supra.
Signals 64508 and 57205 are applied to an AND gate 30 603. Signals 64508 and 57205 are at logical zero since this is not a remote cycle nor a transfer to do cycle.
Output signal 60306 is applied to the enable input of register 400 and it is at logical ZERO.

"~ ~ 47 ~'L ~L~

In the information transfer mode the ISL will use all the configurational data that was loaded in the ISL
configuration mode. The first cycles covered is the memory request path which takes four cycles. The MRQCYL
cycle is the initial cycle following the detection of the memory cycle by the ISL, next is the MRQCYR cycle, which happens in the remote ISI, now if this were a memory write instruction the cycle flow would discontinue at this point.
It would just be the MRQCYL followed by the MRQCYR where the data would be written into a memory on the remote bus.
But if it were a memory read then the ISL would remain in the busy state for the memory request path and await a memory response cycle. Then there would be a memory response cycle local which would be on the remote side from the original MRQCYL followed by a MRSCYR which would be back on the original local side where the original command was issued. The memory request makes the initial request and then we wait for a response from the memory.
This would come through the remote via an MRSCYL to an MRSCYR
back to the local. That's the basic flow, two cycles for a write and four cycles for a read. During the BSDCNN cycle the ISL responds as an aqent to the memory request that is presented to the communication bus from a local device. This is done during DCN time, and referring to Figure 14-Othe select logic for writinq into a reqister file location is done via a NAMD gate 476. The qate 476 has as its inputs BSMREF, signal 24414, which is communication bus generated signal, and function BSLOCR siqnal 241n2, which is another communica~
tion bus qenerated siqnal. The BSLOCK signal indicates that lt is not a test and set instruction to a memory, the BSMREF
signal indicates that this is a memory instruction. Non-test and set locks are described infra.
BSM~EF siqnal 24414 and ~.~LOCK siqnal 24102, hoth at loqical ~N~, are applied to the input of N~ND qate 476.
~he output siqnal 47603 is applied to the input of NnR

~ ~ 4~ 3 gate 411. The output select 2 signal 41106 is at logical ONE. Signal 41106 is applied to the input of inverter 410.
Output signal 41008 is at logical ZERO. Signal 25914 at logical ZERO is applied to the input of AND gate 509. The output select 1 signal at logical ZERO is applied to the input of inverter 408, output signal 40802 is at logical ONE. Therefore, for a memory request, location 2 of the RAMs on Figure 14-O are selected. Previously, location 0 was selected for the ISL configuration mode inputs.
Referring to Figure 14N, signal 48706 is applied to the input of MUX 396. Select signals 40903 and 41106 are applied to the select terminals of MUX 396 and select the terminal 2 input. Output signal 39607 is applied to the CD terminal of flop 644 and when clock signal 36008 is applied, 60 nanoseconds into the DCN cycle, flop 644 sets and output signal 64405 is applied to the clock input of a JK flop 483. Signals 54808, 40802 and 41106 at logical ONE are applied to the input of an AND gate 489. Signal 54808 is the output of an AND gate 548, Figure 14I. Signal 86307, the output of memory hit RAM 863, Figure 14S, and signal 62606 is at logical ~N~ since this is an lnformatlon transfer mode an~ not a test operation.
Output signal 48912 is applied to the CJ terminal of flop 483. Output signal 48305 is applied to the CD input of a D-flop 487. At 135 nanoseconds into the cycle, flop signal 35712 which is applied to the clock terminal, sets flop 487, signal 48705, which inhibits any further traffic through this location in the D file.
Output signal 48706 is applied to the set input of flop 487 to keep the flop set in case other DCN signals 35712 are applied to the clock terminal.
Referring to Figure 14S, the output of the memory translation RAMs 706 through 715, signals 70607 through 71507 are applied to the inputs of register 716 and 717.
Signal 48305 is applied to the clock terminals of register 716 and 717 and when signal 48305 goes to logical ONE, the RAM signals are stored in the registers.
Referring to Figure 14H, signals 86307, 24414 and 41106 at logical ONE are applied to the inputs of an AND
gate 477. The output signal 47706 and signal 46209 are applied to the inputs of an AND gate 484. Signal 64406 is applied to the clock terminal of a JK flop 462. Output signal 46209 is at logical ONE. Output signal 48408 is applied to the input of rcgister 631 which is clocked by signal 35809 at 135 nanoseconds into the cycle. The output signal 63115 is applied to the input of NOR gate 130. The output signal 13005 at logical ZERO is applied to the set terminal of D-flop 433, thereby setting the flop. The flop setting causes an acknowledge signal to be sent out on the communication bus thereby completing the DCN cycle.
At the start of the memory read memory request opera-tion, the time-out for a memory cycle is started. Referring to Figure 14Y, signal 48305 is applied to clock terminal of a D-flop 617. Since this is a memory write operation, 20 signal 26610 is at logical ZERO and flop 617 will not set.
For a read operation, flop 617 sets and signal 61706 is applied to a negated input of a 6 microsecond one-shot.
Signal 48603 at logical ONE is applied to the assertive input of one-shot 611.
The memory request cycle is started as follows.
Referring to Figure 14V, signal 48306 is applied to an input of a NOR gate 645. O~tput signal 64508 at logical ONE is applied to an input of AND/NOR gate 388. Since signal 92306 is at logical ONE, output signal 30 38808 at logical ZERO will set the local cycle flop 464 and the ISL cycle flop 411 as described supra. Signal 46405 clocks signal 48305 into register 490. The memory request store signal 49002 goes to logical ONE and signal 49003 goes to logical ZERO. Signal 49002 is applied to the input --1~9--of AND gate 486 and if thls is not a memory response cycle, signal 49014 at logical ONE, then the memory request cycle signal 48603 at logical ONE and signal 48502 at logical ZERO, is initiated. The memory request cycle as in all S the cycles shown in the ISL configuration mode activates delay line 374 and the cycle continues as described supra.
Referring to Figure 14N, the logic for terminating the memory request cycle for the various states on the local side follow.
In order to reset the memory request full flop 487, signal 48502 at logical Z~RO and timing signal 32610 are applied to inputs of a NAND gate 482. The output signal 48201 at logical ONE, is applied to the input of an AND/NOR
gate 488. File write signal 36609 at logical ONE is applied to the other input of AND/NOR gate 488. The output signal 48808 at logical ZERO is applied to the input of an OR
gate 283. The output signal 28306 at logical ZERO resets flop 487. The other input to OR gate 283 is the master clear signal 83006 at logical ONE. Flop 487 is reset if the ISL is doing a memory write operation. The flop 487 would not reset if the ISL were doing a memory read operation.
Signal 48201 is applied to the input of NOR gate 282.
Output signal 28204 is applied to the reset terminal of flop 483 thereby resetting flop 483. This would terminate in either case the MRQ TO DO will go off at time 100 of a memory request cycle but only if it were a memory write operation will the MRQ full go off. If this were a read operation the MRQ full flop would still be set. In order to transmit the information for the MRQ cycle to the remote ISL, a transfer full JK flop is set. As described supra, referring to Figure 14~, the memory request cycle signal 86404 at logical ZERO is applied to the input of NOR gate 763. The output signal 76308 is applied to the CJ terminal -160- 1~47~

of flop 923 which sets on the fall of clock signal 76108, loads all the data and address lines into the local address and data drivers to drive the data to the remote ISL. The data path is as follows.
Referring to Figure ~4-~,the signals which were written into location 2 of the register file at DCN time is selecte~ by the read select siqnals 40312 and 40211.
The memory response cycle signal 49014 and the retry response signal 90704, both at logical ONE, are applied to 10 the input of NOR gate 402. Read select 1 signal 40211 is applied to the read terminal 1 of the file. The memory request cycle signal 48502 at logical ZERO is applied to the input of NOR gate 403. Read select 2 signal 40312 at logical ONE is applied to read terminal 2 of the file Location 2 of the file which stores the address data and control signals pertaining to the memory request cycles.
Referring to Figure 14T, the input select signals 78111 and 78208 are at logical ZERO thereby selecting the terminal 0 input of MUXs 783 through 798. Also, the select signal 82706 is applied to the select input of MUX 930. Since the select signal 83706 is at logical ZERO, the terminal 0 input of MUX 930 is selected.
Referring to Figure 14-O the DFIL0-15 output signals files 364, 177, 647, 365, 366 and 389 are applied to the inputs of registers 367 and 368. The DFIX0-15 output signals of registers 367 and 368 are transferred onto the data bus.
Signal 16803 is applied to the enable input of files 161 and 162 and is generated as the output of an OR gate 168. The RRQCYL signal 58305 is applied to the input of a NAND gate 169. Since this is not an RRQ cycle, the signal 58305 is at logical ZERO therefore the output signal 16908 which is applied to the input of OR gate 168 is at logical ONE. The information transfer mode idle signal 54906 -lG]-is applied to the other input of OR gate 168 is at logical ONE since this is not an idle cycle. The output signal 16803 at logical ONE prevents the files 161 and 162 output signals from being selected.
The MRQ cycle signal 48502 is applied to the input of an OR gate 167. Since this is the MRQ cycle, that signal 48502 is at logical ZERO, the output signal 16708 is at logical ZERO. Signal 16708 is applied to the enable terminals of files 163, 164, 165 and 166, thereby enabling 10 the output AF~L08-23 signals. Output AFIL0-7 signals are not enabled.
Referring to Figure 14S, the register 716 stores the memory translation address 0-7 signals which are the outputs of the memory translation RAMs 705 through 713.
15 Also, register 717, the translation address 8, 9 signals which are the output of RAMs 714 and 715. Therefore, during the memory request cycle the address translation memory ADXLM0-9 signals are applied to the inputs of the terminal 0 inputs of MUX 832, 835 and 836, Figure 14Z.
20 The MUX registers 832, 835, 836, 838, 840, 842 and 846 are all clocked by the fall of the transfer full signal 92306. Select signal 91108 is at logical ZERO since the memory request cycle signal 86404, an input to OR gate 911 is at logical ZERO thereby selecting the terminal 0 input 25 signals of MUXs 832 and 835. Similarly, signal 91203 selects the terminal 0 input of MUX 836 since the signal 86404 input to OR gate 912 is at logical ZERO. Signals 72001 through 72901 are selected by MUX registers 832, 835 and 836 and are applied to thc inputs of drivers 833, 834 and 837 as address LCAD0-9 signals for transfer to the bus.
Output signals 83612 and 83613 are applied to the inputs of drivers 847 and 844, Figure 14AB, respectively, for transfer to the bus.

.~ ~ 4 ~
-1~2-The select inputs to MUX registers 838, 842 and 846 are at logical ONE thereby selQcting the terminal 1 inputs.
The select input of MUX register 840 signal 91003 is also at logical ONE since this is not an RRQ cycle, therefore signal 58306, an input to NAND gate 910, is at logical ZERO.
Address signals 14201, 14301, 14401, 14501, 14601, 14701, 14801, 14901, 15001, 15101, 153~1, 15401, 15501 and 15601 are applied to terminal 1 inputs of MUX
registers 838, 840, 842 and 846. Also, the file lock signal 36407 and the file write signal 36609 are~applied to terminal 1 inputs of MUX register 846. The output address LCAD 10-23 signals are applied to the inputs of drivers 837, 839, 841 and 843 for transfer to the remote ISL over the ISL interface bus. Signals 84613 and 84615 are applied to the inputs of driver 844 for transfer over the ISL interface bus.
Referring to Figure 14U, the register 813 is set on the rise of the transfer full signal 92305. The memory request cycle signal 86404 at logical ZERO is applied to the input terminal of register 813. The output signals 81302 at logical ZERO is applied to the input of driver 814, Figure 14AB. The output signal 81409 is applied to the input of resistor netowrk 655, Figure 14AC. The output signal 65515 is applied to connector 663 for transfer of the signal to the remote ISL. The signal 66220 comes into the remote ISL to connector 662, Figure 14AC and signal 66220 is applied to the input of RECV/Driver 815, Figure 14AB. The output signal 81507 is applied to the input of OR gate 269, Figure 14V. The output signal 26912 at logical ONE is applied to the input of AND/NOR gate 578.
Assuming the bus full signal 27108 is at logical ONE at this time, then the output signal 5780~ is at logical ZERO.

~ 4 ~
-lh3-The signal 57808 is applied to the input of AND gate 558. The output signal 55803 is applied to the input of AND gate 571. The output signal 57106 is applied to the input of NOR gate 176. ~he output signal 17612 is applied to the input of AND gate 604. The output signal 60408 is applied to the clock terminals of flop 441 which sets the flop. Also, the remote cycle flop 572 sets.
Referring to Figure 14V, signals 81507 and 57206 are applied to the inputs of a NAND gate 865. The MRQ cycle 10 remote signal 86513 is at logical ONE.
Referring to Figure l4V, signal 57205 at logical ONE
is applied to OR gate 561. Remote signal 56108 is at logical ONE, the remote signal is applied to the drivers 881 through 886, Figure 14Z, drivers 803, 809, Figure 14AB
15 and drivers 889 through 892, Pigure 14AA. The information from the local ISL is received through these drivers into the remote ISL.
The address and data information has been received from the local ISL by the remote ISL. The address infor-mation includes the first 10 bits from the memory translator in the local ISL. The remaining address bits were received by the local ISL from the central processor and sent to the remote ISL. The data information, signals 33401 through 34801, is received from the local ISL by the remote ISL
and is transferred to the terminal 0 inputs of MUXs 783 through 798, Figure 14T. The outputs of OR gates 781 and 782, signals 78711 and 78206 are at logical 2ERO for this cycle. Data 1 and data 2 bits are selected through the terminal 0 input of MUX 930.
The MUX 783 through 798 output DTMX0-15 signals reflect the data transferred from the local ISL. Referring to Figure 14C, with respect to the address signals received from the local ISL, address 8-11 signals, 14001, 14101, 14201 and 14301 are applied to the terminal 0 inputs of MUX 157, address 12, 13, 18 and 19, signals 14401, 14501, 15001 and 15101 are applicd to the terminal 0 inputs of MUX 158. Address 20-23, signals 15301, 15401, 15501 and 15601, are applied to the terminal 0 inputs of MUX 160.
Address 14-17, signals 14601, 14701, 14801 and 14901 are applied to the terminal 1 input of a MUX 731, Figure 14M.
The output signals 73107, 73109, 73112 and 73104 are applied to the terminal 0 inputs of MUX 159. Referring to Figure 14E, since this is not a interrupt cycle, signal 42709 ln will be logical ZERO enabling the MUXs 157-160 outputs to reflect the inputs. The address inputs, terminal 0, will be selected as this is not a second half bus cycle and MUX select signal 37806 will be logical ZERO. The output of MUXs 157-160 are connected to the inputs of registers 508 and 509. Register 507 inputs address 0-7 are received directly from the address bus and since this is not an interrupt cycle, reset signal 42708 will be high.
The data multiplex signals DTMX 0-15 outputs of MUXs 783 through 798, Figure 14T, are applied to the terminal 1 inputs of MUXs 525, 527 and 528, Figure 14G and terminal 0 MUX 780, Figure 14W. On Figure 14G, the MR~CYR signal 86513 and the file wri~te remote signal 39310 is applied to the inputs of AND/
NOR gate 524. The output signal 52408 at logical ONE
selects the terminal 1 inputs of MUXs 525, 526 and 527.
S~gnal 37208 selects the terminal 1 input of MUX register 528. ~ile write si~gnal 80701 at logical ONE Is applied to the ~nput of an inverter 393. The output signal 39310 is at logical ZERO. The output signals of MUX 780, Figure 14W, 78004, 78007, 78009 and 78012 are applied to the 1 terminal input of MUX register 526, Figure 14G.
If the remote were doing a read operation and the file write signal 80701 is at logical zero, therefore signal 39310 is at logical ONE. The output signal 52408 ~1 4 , r~

is at logical ZERO thereby selecting the terminal 0 inputs of MUX registers 525, 526, 527 and 528. Select signal 37208 is at logical ZERO.
Therefore, referring to Figure 14J, the output signals generated from the hexadecimal rotary signals 101, 102 and 103 are reflected at the terminal 0 inputs of MUX registers 525 through 528, Figure 14G.
Bit 10, signal 51303, is generated by the output of OR gate 513. The MRSBIT 86606 is applied to the input of OR gate 513. Referring to Figure 14AA, the FILWRT
signal 80701 at logical ZERO is applied to the input of an inverter 806. The output signal 80612 is applied to the input of an AND gate 868. The MRQCYR signal 86573 at logical ONE is applied to the other input of AND gate 866. The output signal 86606 is at logical O~IE for a read operation and is at logical ZERO for a write operation which is reflected in the signal 51303 input to MUX register 527 Therefore, for a read operation, the my data bit 9 signal 52615 is at logical ZERO. My data bit 10 signal 52713 is at logical ONE, my data bit 11 signal 52715 is at logical ZERO, my data bi~t 12 signal 52814 is at logical ZERO, my data bit 13 signal 52815 is at logical ZERO, My data bit 15 signal 52812 is at logical ZERO.
Referring to Figure 14D, clock signal 76208 and MRQCY~ at logical ONE are applied to inputs of AND/NOR
gate 278. At the 100 nanosecond delay time output signal 27808 at logical ZERO is applied to the input of an i~nverter 279. Output signal 27908 at logical ONE
is applied to the clock terminals of registers 507, 508, and 509, Figure 14E and to the MUX registers 525 through 528, Figure 14G. Clock bus signal 27908 also sets a D-flop 271. Referri~ng to Figure 14V, bus full signal 27108, the input to AND/NOR gate 578 prevents another remote ISL cycle from starting.
.

~:~47~

Previously we mentioned what would happen if every-thing was normal within the system and the memory request cycle was acknowledged on the remote bus but there are various things that can happ~n if it is not acknowledged, if there is a NAK response, the NAK can be caused by either a non-existant device, a parity error or a de-fective memory. The NAK could be generated by the memory itself or any one of a number of time outs on the com-munication bus. In the communication bus logic there is a bus time out function. If the cycle is assigned to a non-existent device, there will be no response. Within 5 microseconds the central processor on that bus will re-spond in lieu of the non-existent device with a NAK.
This frees up the bus for other traffic. The CP on that bus would generate an internal trap to that cycle and per-form a software subroutine. If there is no CP on the re-mote bus then the ISL will generate this NAK on behalf of the non-existant device. Now there are two methods of generating the NAK. The first method is if the ISL is generating or if the ISL sees a DCN on the bus that is not its own DCN. D-flop 268, Figure 14Y is set. DCND 60 signal 36008 is applied to the input of a one shot 612.
If the one shot 612 is not reset before 7 microseconds by the communication bus DCNB signal 21306 then a signal 25 61204 is generated and applied to flop 268 to set the flo~.
If the signal 36008 which is applied to the CD input of the flop 268 is still at logical one. Referring to Fig-ure 14H, the bus time out signal 26806 is applied to the input of an OR gate 274. The output signal 27411 at 30 logical zero will set D-~lop 449. On Figure 14B, the output signal 44909 is applied to the input of a DRVR-RCV
247 thereby generating the BSNAKR signal 24901. Referring to Figure 14Y, the second method of generating the NAK

response is as follows. Sixty nanosecond delay DCN sig-nal 36008 and the my data cycle now signal 51707 we applied to the inputs of a three microsecond one shot 100. The output signal 10012 is applied to the clock in-5 put of a D-flop 535. If signal 36008 which is applied to the CD terminal is at logical ONE at the end of 3 micro-seconds when the clock signal 10012 then the flop 535 sets.
In Figure 14H, the my time out signal 53508 at logical zero is applied to the other input of OR gate 274 and the NAK signal is generated as described supra. Referring to Figure 14I as described supra, the NAK signal 24814 re-ceived from the remote ISL is applied to the input of register 413. The output signal 41307 is applied to the input of NAND gate 544. The my memory retry request re-15 mote signal 51505 is applied to another input of NAND 544 thereby generating the non-existent memory signal 54408.
The signal 54408 at logical zero indicates that the remote ISL has timed out. Referring to Figure 14T, signal 54408 sets the non-existent local flop 869. The output signal 20 86905 is the status signal indicating a non-existent re-source error. Referring to Figure 14X, signal 54408 is applied to the input of a NOR gate 824. The output signal 82406 is applied to the clock input of an Interrupt to do D-flop 823. The inhibit interrupt signal 82106 is applied 25 to the CD terminal of flop 823. The signal 82106 is gen-erated in Figure 14M as follows. The Data 10 signal 34301 is applied to the input of register 857 and is at logical one for an interrupt inhibit operation. The output signal 85715 is applied to the input of inverter 856. The output 30 signal 85606 is applied to the input of a NAND gate 821.
The level 1 - 5 signals 85702, 85705, 85707, 85710 and 85712 are applied to inputs of a NAND gate 858. The output ~ 1:47~

signal 85806 is applied to the input of NAND gate 821.
The inhibit interrupt signal 82106 is controlled by the data 10 - 15 signals applied to register 857. If signal 82106 is at logical ONE indicating that the interrupt is not inhibited then in Figure 14X flop 823 sets. The output signal 82309 is applied to a NAND gate 607. The output signal 60708 is applied to the S input of an interrupt cycle D-flop 427 thereby generating an interrupt cycle in the ISL which interrupts the communication bus on which the non-existent resource was found. The local ISL also has the ability to interrupt the remote ISL. Referring to Figure 14AB, the non-existent memory signal 54408 is applied to the input of driver 870. The output signal 87018 is sent out on the intra bus to the remote ISL where the signal 66137 is received by receiver 916. The output signal 91616 is applied to the input of an inverter 871.
Referring to Figure 14X, the output signal 87112 is applied to the input of AND/NOR gate 895. The interrupt enable signal 91415 is applied to the other input of AND/NOR gate 895. Signal 91415 is at logical ONE if the output timer instruction was issued with data bit 6 at logical ONE.
Output signal 89508 at logical ZERO sets flop 893. Signal 89508 also causes OR gate 824 to produce signal 82406 at logical ONE causes the flop 823 to set as described supra.
The above describes the operation whereby a write command was issued to a remote memory. This remote memory was either not present or not functioning so the ISL 3 micro-second lnternal timer expire~. The non-existent memory ~unction on the remote~ISL was set and sent a non-existent memory indication to the remote I~L. The interrupt to do flop 823 on the remote l.~L and the interrupt to do flop 823 on the local I~T. were set. The data 10 ~ i5 signals - lf,9--were set by the central proccssor to allow the interrupt.
It is possible for one ISL to inhibit the interrupt and the othex ISL to allow the interrupt.
A normal second half read response is a result of a successful read request which was acknowledged on the remote ISL bus. Eirst the DCN cycle which is generated by the memory in response to the memory read request is sent to the ISL containing the ISL address. The address is put on the intercommunication bus during the second half mem-ory response cycle.
Referring to Figure 14J, the bus address 8 - 16 sig-nals inputs to EXCLUS~E OR gates 302 to 310 are compared with the ISL address 8 - 16 signals and if they are logically equal then the EXCLrJSIVE OR 302 through 310 are at logical ONE and are applied to the inputs of AND gate 439. Since this is a memory read operation signal 24512 is at logical ONE and the output signal 43909 is applied to the CD input of flip 440. Timing signal 36008 is applied to the clock terminal and sets the ISL address flip 440.
Referring to Figure 14-O, second half bus signal 25914 and address 18 signal 20006 at logical ONE are applied to the input of NAND gate 478. Signal 47808 at logical ONE
indicates that this second half bus cycle is in response to a memory request. Output signal 47808 at logical ZERO is applied to the input of NOR ga~e 411 thereby enabling the file write select 2 signal 41106. The file write select 1 signal 40903 is at logical ONE since the lock signal 24102 is at logical ONE. Therefore, address location 3 of the data and address files is selected.
Referring to Figure 14N, signals 40903, 41106 and 44006 at logical ONE are applied to the input of an AND
gate 500. The output signal 50008 is applied to the input of an AND gate 496. Since this is not a double pull opera-tion the signal 21104 which is applied to the other input of AND gate 496 is at logical ONE. The output signal 49611 is applied to the CJ input of a memory response to do JK flop 492. The write enable signal 64405 is applied to the clock terminal which sets flop 492 on the trailing edge.
Referring to Figure 14V, output signal 49206 is applied to the input of NOR gate 351. The output signal 35106 is applied to register 490. Output signal 49206 is also applied to the input of NOR gate 645. The output 10 signal 64508 is applied to the input of AND/NOR gate 388.
The transfer full signal 92306 at logical ONE is applied to the other input of AND/NOR gate 388. As described supra, this sets the local cycle flop 464 and the ISL
cycle flop 441. Output signal 49015 is applied to the in~
put of an AND gate 493. Since there is not a double cycle operation signal 35206, the other input to AND gate 493 is at logical ON~. Output signal 49303 is at logical ONE.
The purpose of the memory response cycle is to take the data from the memory through the remote ISL back to the local ISL and present it back to the source that requested the data on the local communication bus. There~ore, referring to Figure 14U, the transfer full flop 923 is set to load the ISL interface registers. Signal 49309 is applied to the input of an inverter 867. The output sig-25 nal 86712 is applied to the input of NOR gate 763. The output signal 76308 is applied to the CJ input of flop 923 and at the fall of signal 76108 flop 923 sets. As des-cribed supra, the ISL interface registers are loaded and data is transferred across the intracommunication bus to the local ISL. One should note that the address infor-mation is unimportant at this time as it will be replaced by the local ISL with the address of the source.

~ t~
-]71-Referring to Figure 14T, the output signal 80101 is at loqical ZERO since this is not an input interrupt con-trol or interrupt cycle operation. The output signals 78111 and 78208 are at logicaI zero since this is not an input status or input data operation. Therefore, terminal "0" inputs of MUX's 783 through 798 are selected.
Referring to Figure 14-O, the data bus information is stored in registers 367 and 368. Control information is stored in register 391 whose output signals are always enabled. The output of AND gate 369 is at logical ZERO
since this is a local cycle operation and this is not a master clear operation. Signals 47005 and 46406 are at logical ZERO. The output signals of registers 367 and 368 therefore are applied to the wired OR gates 332 through 348, Figure 14F.
The outputs of the wired OR gates now reflect the data stored in the D files 364-366, 177, 647, and 389, Figure 14-O, from the memory response. Therefore the data through the data MUX 783-798 on Figure 14T at transfer full time was stored into the intracommunication bus registers 849, 851, 853 and 855, Figure 14AA. The output signals to the drivers 848, 850, 852 and will be reflected on the receivers back in the local ISL. The strobe from the remote ISL will in this case cause the local to gen-erate a remote MRSCYR.
Referring to Figure 14U, signal 86712 is applied to the input of register 813. When signal 92305 is at logical ONE the output signal 81310 is put on the intra bus and transmitted on Figure 14AB to the local ISL as signal 30 81403. The signal is received at the local ISL as signal 66219 and is reflected on the output of DRVR 815 as signal 81505.

~ ~ 4 ~ '3 Referring to Figure 14V, signal 81505 is applied to the input of NOR gate 269. The output signal 26912 initiates a remote cycle in the local ISL by setting flops 441 and the remote cycle flop 572.
Referring to Figure 14N, signals 81505 and~57206 at logical ZERO, we applied to the inputs of a NAND gate 499.
Output signal 49901 at logical ONE are applied to the in-put of an OR gate 495. The MRSCYR signal 49511 is applied to the input of an inverter 494. Output signal 49404 is at logical ZERO.
Re~erring to ~igure 14~, MR~CYR signal 49~04 resets memory timer 611, one of timers 133 of Figure 8. Since the MRSCYR siqnal 49404 is applied to the cn terminal of a D-flop 502, the memory timeout iiqnal 50509 remains at logical ZERO and signal 50508 remains at logical ON~.
Signal 49404 is applied to the input of NOR gate 378 on Figure 14G. Output signal 37808 is applied to Figure 14D to an input of AND/NOR gate 278. At cycle 100 time when signal 76208 is at logical ONE the clock bus signal 27808 is at logical ZERO and clock bus signal 27908 is at logical ONE.
As described supra during a remote ISL cycle, referring to Figure 14T, the select signals 78111 and 78208 are both at logical ZERO thereby selecting the terminal 0 inputs of MUX's 783 through 798. The data outputs of these M~X's appear in Figure 14G as the input signals of MUX registers 525 through 528. Clock signal 27808 is applied to MUX
registers 525 through 528 thereby clocking the data into the MUX registers. Signal 27908 also sets the bus full flop 271 preventing any further traffic from the remote ISL from causing an ISL cycle in the local for gaining access to the local communication bus.

~ ~ ~ ~ r~

The address of the source which requested this data is stored in the data file R~M's 364-366, 177, 389 and 647, Figure 14-O. In this case location 2 is read. Since this is an MRSCYR cycle, signals 49014 and 90704 at NAND
gate 402 are at logical ONE, output read select signal 40211 is at logical ZERO. Signal 49404 is at logical ZERO
at the input of NAND gate 403, output read select 2 signal 40312 is at logical ONE. The source address was originally written into location 2 during the first half memory re-quest cycle. During this second half cycle the sourceaddress is read out from the RAM's 364-366, 389 and 647 through the registers 367, 368 and 391 and reflected on the çommunication address bus through, in Figure 14R, MUX's 157 through 160 and registers 507 through 509 as described supra during a remote cycle.
Referring to Figure 14N, since the MRQ full flop 487 was set during the first half memory request cycle so as to inhibit further communication bus data from being written into the MRQ RAM location. Flop 487 is reset since signals 76208, 49511 and 39006, which are at logical ONE, are applied to the input of AND/NOR gate 488. The output signal 48808 at logical ZERO is applied to the input of OR gate 283 whose output signal 28306 resets flop 487.
Signal 39006 is at logical ONE since this is not a double memory cycle command. A communication bus cycle is generated which sends the data back to the requesting source and terminates the read cycle operation. Resetting flip 487 allows further traffic into the memory request path.
If there is a NAK response to a read first half re-quest then in Figure 14Y the local 6 microsecond one shot 611 will set the time out flop 502. Since the first half request has already been asked and the requestor is ~ ~ 4 -1 r ~L~

expecting a second half response, a second half cycle will be generated but w;th bad parity and uncorrectable memory read indicators set. This will cause the requestor to not use the data received in the second half cycle, and in some cases to try again.
When flop 502 sets a number of things happen. Sig-nals 50209 and 43705 are applied to the input of an AND
gate 501. Since this ISL is in an idle state the signal 43705 is at logical ONE. The output signal 50108 is applied to the clock terminal of a D~flop 505 thereby setting the flop.
The output signal 50509 as described supra is the status bit indicating a memory time out. Signals 50209 and 50509 at logical one are applied to the inputs of a 15 NAND gate 503. The output signal 50306 is applied to the input of OR gate 620, causing the time out generator sig-nal 62008 to be at logical ZERO.
Signal 50306 is inverted by device 504 and the output, referring to Figure 14N, signal 50408 is applied to OR
20 gate 495. The output signal 49511, the MRSCYR signal generates a local ISL cycle. This cycle is a remote memory second half response.
Referring to Figure 14V, signal 62008 is applied to the input of an AND gate 799. This prevents the receiver 2~ full flop 874 from forcing the enable generator siynal 79911 to logical ONE thereby preventing the enabling of receiver 815, Figure 14AB. This prevents the initiation of remote ISL cycles.
Referring to Figure 14V, signal 62008 at logical ZERO
30 is applied to an OR gate 412. The output signal 41206 is applied to the input of NOR gate 176. Output signal 17612 initiates the sequence that sets the local cycle flop 464 and the ISL cycle flop 441. Signal 41206 applied to NOR

~ ~' 4 ~

gate 608 forces the output signal 60808 to logical ONE
which forces the CP inpu~ to flop 464 to logical ONE.
This assures that flop 464 sets preventing the remote cycle flop 572 f~rom setting.
Signal 46405 is applied to the clock input of register 490. However signal 41206 at logic ZERO is applied to the input of OR gate 287. Output signal 28708 resets register 490 thereby over riding the clock signal 46405 which is applied to the register 490. Therefore none of the local cycle functions are valid.
Even though a NAK response was received from memory it is still necessary to respond to the source. However in order to indicate to the source that the data received by the source is invalid the ISL generates a "bad parity"
situation.
Referring to Figure 14G, signal 62008 is applied to the input of an inverter 621. The output signal 62112 at logical ONE is applied to the input of an OR gate 349.
The data parity error signal 34911 at logical ONE is applied to the input of a register 523. When the clock signal 27908 goes to logical ONE the data parity output signal 52302 is applied to the inputs of parity generators 521 and 522 thereby generating even parity. Output signal 34911 is applied to the input of an OR qate 392. The output signal 25 39208 is applied to the input of register 523. The output signal 52309 is applied to the DRVR 254, Figure 14B, and is transmitted onto the communication bus as BSREDD
signal 10338 indicating an uncorrectable error. The signal 49404 applied to the input of NOR gate 378 generated the 30 enable second half bus cycle signal 37806 which in Figure 14D is applied to the input of AND/NOR gate 278. Cycle 100 signal 76208 applied to the input of AND/NOR gate 278 generates the clock bus signal 27808 which strobes the data ~ ~47~1~

-17fi-and address into the communiCation bus registers as in the normal MRSCYR cycle and causes a communication bus request.
The retry request (RRQCYL) path is used for the input/
output request memory read with test and lock, interrupt and a unique function, IOLD which is a special input/output load instruction.
The receipt of an Retry Request instruction from the local communication bus may cause the ISL to generate up to four cycles. The initial cycle is the RRQCYL which transfers the information from the local to the remote ISL. The RRQCYR cycle which generates a remote inter-communication bus cycle. In the case of an output command or an interrupt, this would be the completion of an in-struction. Since the retry path is used for those in-structions which require an actual response from the remote communication bus, the local ISL will respond in behave of the remote intercommunication bus with a bus wait signal 26201, Figure 14B. Then the actual response is obtained from the remote bus and brought back to the local ISL where the information is sent back to the re-questing source during a compare cycle. In the case of a read instruction, once the first half request is generated on the remote communication bus, the local ISL will wait for the remote second half response as in a memory read request.
Referring to Figure 14S, as was described in the MRQ
cycle, during the DCN time that is initiating the RRQCYL
cycle, the RAM's are addressed. If this instruction is a memory read, test and set lock or an IOLD command, it will require translation data from the output of the RAM's 706 through 715 to be loadcd into registers 718 and 719.

~ ~7~1~

These registers will be clocked with the clock memory signal 73806 which is the output of inverter 738. The input signal 28106 is generated in Figure 14I as the output of AND/NOR gate 281. The inputs are signals 53910 and 58405. Therefore the clock pulse is generated during the data transfer mode when the retry request full floD, Figure 14N, 584 is set. This strobes the data into registers 718 and 719. The data path is described infra.
Referring to Figure 14R, the terminal "1" inputs of MUX's 474 and 475 are selected since the bus memory reference signal 24414 input to NAND gates 481 is at logical ZERO. Also since this is in data transfer mode signal 53911 is at logical ZERO therefore the terminal 0 input of MUX's 472 and 473 are selected. This selects the high order data bits 0 and 1 and the high order address bits 0 through 7. The MUX 472 through 475 output signals are applied to the input of address terminals at the RAM's 863 and 706 through 715 in Figure 14S.
Referring to Figure 14R, the channel mask address signals are selected by MUX's 313, 314 and 315. The terminal 0 input of the MUX's 313, 314 and 315 are selected. The bus address signals 8 through 17 are applied to terminal 0 . RAM 276 is addressed with these outputs and the channel mask bit signal 27607 at logical ONE is applied to the input of an AND gate 546. Since this is not a test mode function signal 62203 is at logical ONE. Operational signal 53910 and memory reference clear signal 48112 are applied to the input of an AND gate 550. Since this is an operational function and not a me~ory reference clear function both signals 53910 and 48112 are at logical ONE and the output signal 55011 is at logical ONE. Output signal 54608 at logical -~7~-ONE is applied in Figure 14N to the input of OR gate 317.
The output signal 31704 at logical ZERO is applied to NOR
gate 566 forcing output signal 56608 to logical ONE.
As described supra file select signals 40802 and 41008 at logical ONE are applied to the input of AND gate 585. Signal 56608 at logical ONE is also applied to the input of AND gate 585. This conditions flop 581 to set on the rise of the write enable signal 64405.
Referring to Figure 14-O, the file write select 10 signals 41106 and 40903 are at logical ZERO since this is not a second half bus cycle and it is not a memory ref-erence cycle, signals 25914 and 24414 are at logical ZERO.
Signals 56506 and 47808 are also at logical ZERO. There-~ore location 0 of the data and address files, 92 an~ ln3 of Figure 8, in Figure 14-O are selected and when the write enable siqnal 64408 is applied the information on the local communication bus is written into the RAM's.
Referring to Figure 14N, flop 584 sets 135 nanoseconds into the communication bus cycle by DCN signal 35602.
20 Signal 58405 is applied in Figure 14Y to the clock input of a D-flop 615. Signal 41811 is applied to the CD ter-minal of flop 615 which sets at the rise of the clock sig-nal 58405. Output signal 61505 is applied to an input of an AND gate 614. The timer enable signal 91410 is at logical ONE since it was set with a data bit 7 during the output timer instruction. Bus timer signal 26102 provides 60 cycle pulses.
The output signal 61412 is applied to the G2 enable and +l terminals of a counter 619 which counts 60 cycle pulses. This was described supra.
This timer counter 619 is used to detect that a mal-function occurred in Remote ISL. If this detector was not used, the local communication bus would remain in a wait mode.

7~

As described supra, the RRQ2DO signal 58109 will generate an RRQCYL cycle which will (Figure 14N) take the contents of the data and address lines and at transfer full time as described in Figure 14U the transfer full signal 92305 will clock the data and address lines into the local ISL drivers. The data will go to the data MVX's 783 through 798, Figure 14T as described supra.
The basic flow of information is described first, then the differences to the basic flow will be described for the memory read with test set lock and interrupt and IOLD
operations.
Referring to Figure 14U, the RROCYL signal 90002 is applied to register 813. The output signal GENRRQ 81307 is transmitted as described supra to the remote ISL.
Referring to Figure 14V in the remote ISL, the GENRRQ
signal 81606 is applied to the input of AND/NOR gate 578.
Signal 57410 and 27108 are applied to AND/NOR gate 578 and are at logical ONE at this time. The output signal 57808 is at logical ZERO.
As described the delay line 374 is made operative and the output clocking signals generated.
Referring to Figure 14D, the remote function signal 57410, cycle 100 signal 76208, operational signal 53910 and RRQCYR signal 90201 at logical ONE for the remote cycle are applied to AND/NOR gate 278 thereby generating clock bus signals 27808 and 27908. The clock bus signals 27808 and 27908 will start the timing for the remote communica-tion bus cycle and as described supra during this cycle the remote ISL will address the device specified on the address bus.
Referring to Figure 14~, inhibit wait signal 42103, RRQSET signal 58506 and compare signal 31808 all at logical ONE applied to the input of AND gate 447. Output signal 44706 is applied to the input of OR gate 629. The output signal 62906 is applied to the input of register 631. The output signal 63102 is applied to the input of an inverter 630. The output signal 63006 is applied to the set ter-minal of flop 452 thereby setting the flop. The output signal 45309 is applied to DRVR-RCV 263 and places the BSWAIT signal, signal 26201 out on the local communi~
cation bus. The local ISL will continue to generate a wait response in this manner until a compare cycle is generated.
Referring to Figure 14I, the remote communication bus ACK response signal 17803, NAK signal 24814, or a wait signal 26303 is stored in register 413. Output signals 41303 and 41306 are applied to an OR gate 415. The output signal 41511 is applied to the input of an AND/NOR gate 570.
15 During the MYRRQR cycle signal 51515 which was stored in register 515 when the request was placed on the remote communication bus is at logical ONE. Output signal 57008 is applied to the input of an OR gate 270 thereby generating a bus clear signal 27006 resetting the bus full 20 flop 271, Figure 14G.
Remote response signal 57008 is applied to the input of driver 894, Figure 14AB. The output signal 89409 is applied to resistor bank 658, Figure 14AC. The output sig-nal 65802 is applied to connector 663 for transmission 25 over the ISL intra bus. The signal 66237 is received at the local ISL on the input to driver 733, Figure 14AB.
The output signal 73305 is applied to the clock input of register 768 on Figure 14P which stores in the local ISL
the ACK/NAK response signals 73614/73616 which were gen-erated on the remote communication bus.
Signals 73614 and 73616 are applied to the inputs of a NAND gate 579. The output signal 57913 is applied to the register 568. If neither a NACK or ACK response was received then the wait response is stored in register 568.

-18~-Referring to Figure 14I, during the remote communication bus cycle, register 577 has applied to the input terminals ACK signal 17803 and NAK signal 24814.
~egister 413 also stores the ACK signal 17803 and the NAK
signal 24814. The output of register 577, remote ACK 57710, and remote NAK 57707, are applied to the input of a driver 913, Figure 14AB, and transmits the output signal 91312 and 91314 to the local ISL where they are applied to the inputs of a driver 736 as signals 66241 and 66242. The output signals 73614 and 73616 are applied in Figure 14P
to the inputs of NOR gate 579. If both of these signals are at logical ZERO, the output signal 57913 is at logical ONE which is the regenerated WAIT response. The three remote response signals 57913, 73614 and 73616 are stored in register 568 when the remote response signal 73305 is received and makes a rise to logical ONE on the C input of register 568. The response signal must be sent back to the requesting source on the local co~munication bus, therefore a compare cycle is generated, using bus comparator 93 on ~igure 8. ~emote strobe signal 89610, QUE2DO signal 55604 and receiver full signal 87407 is applied to an AND
gate 543. Since the 3 signals are at logic one at this time the output signal 54312 is at logic one indicating that there are no cycles operative in the local ISL.
The output signal 54312 is applied to the input of an OR gate 420. The enable idle output signal 42011 is applied to the CD terminal of a D-flop 437. During the next DCN cycle the leading edge of the clock signal 21510 sets the flop 437.
The ISL idlesignal 43705 is applied to the input of an AND gate 311. Also applied to the input of AND gate 311 are no cycle signal 54312, test remote signal 53914 and compare enable signal 30108, all at logical ONE. Since the remote answer valid signal 56803 input to a NOR gate 301 , is at logical ZERO, the output compare enable signal 30108 is at logical ONE.
The output signal 31106 is applied to the clock terminal of a comparetO do D-fLop 297 thereby setting the flop. The output signal 29709 is applied to the input of an AND gate 299. Signals 41008, 40802 and 43705 all at logical ONE also are applied to the inputs of AND gate 299.
Signals 41008 and 40802 at logical ONE indicate that the RRQ location of the D file is selected. The output signal 29908 is applied to the CD terminal of a D flop 318 which is set at 60 nanoseconds after the start of DCN by signal 36008 and 60 nanoseconds after flop 437 sets.
During the compare cycle the local ISL reads the information stored in data and address files, Figure 140, and compares it against the information received from the inter communications bus, comparators 380 through 398 of Figure 14P, which comprise bus comparator 93 of Figure 8.
The bus address signals BSAD0-23 are applied to the B
input terminal, and address 0-23 signals 13201 through 15601 are applied to the A input terminal of comparators 384 through 386. The bus data signals BSDT0-15 are applied to the B terminals and the DFIL0-15 signals are applied to the A terminals.
The output signals 38009, 38109, 38209, 38309, 38409, 38509 and 38609 are applied to the input of wired OR gate 379 which is terminated in a 330 ohm resistor 115 to +5 volts. If the information received from the communi-cations bus was the same as stored in the D file and A file RAMs of the ISL, then the output signal 37901 is at logical ZERO. If the 2 sets of information were not equal then output signal 37901 is at logical ZERO indicating that this information is not from the source that initiated the original cycle or is information for a different cycle from what was initially originated.

~ ~ L~
-1~3-Signals 37901 and 31808 at logical ONE are applied to the inputs of an AND gate 273. The output signal 37208 is applied to an inverter 272. The output signal 27204 at logical ZERO is applied to the input of an AND gate 542.
If the results of the comparison indicated an equal compare then the output signals 54212 is at logical ZERO.
Referring to Figure l4H, the compare signal at logical ONE is applied to the input of an AND gate 170. Also applied to the output of AND gate 170 are signals 56807 and 59906 which are at logical ONE. The output signal 17012 is applied to register 631 and stored at the 135 nanosecond DCN signal 35809. The output signal 63112 is applied to the input of NOR gate 130. The output signal at logical ZERO sets the ISL ACK flop 433 which generates an ACK signal as described supra.
For the NAK case, signal 56815 is logical ONE at NAND gate 171 along with signals 17208 and 27308. The output signal 17112 at logical ZERO on OR gate 526 causes signal 53806 to be at logical ONE at register 631 input.
The output signal 63105 is applied to the clock input of a D-flop 449 thereb~ setting the ISNAKR flop. mhe output signal ISNAKR 44909 is sent out over the communications bus as described supra. For the case of a bus equal condition where the ISL had a WAIT response stored, the signal 56810 is applied to the input of an AND/NOR gate 174. Also applied to AND/NOR gate 174 are signals 27308 and 59906 at logical ONE at this time. The output signal 17408 is applied to the input of an inverter 175. The output signal 17506 is applied to the input of register 631. The output signal 63109 is applied to the clock input of flop 453 thereby setting the flop. This puts a BSWAIT signal out on the co~munications bus.
If there has been a non-compare and signal 37901, Figure 14P, was at logical ZERO, then signal 27308 would ~4'7~

be at logical ZERO and si~nal 27204 would be at logical ONE forcing signal 54212 to logical ONE.
At AND/NOR gate 174 on Figure 14H, the signals 54212, NAK R~.~RY signal 53903 and CP address signal 31910 are at logical ONE at this time. Therefore, output signal 17408 would be at logical ZERO. This would res~lt in flop 453 setting as described supra and the BSWAIT signal being sent out on the communications bus.
If this is a NAK RETRY or CP address interrupt then signals 53902 and 32008 would be at lgoical ONE and applied to the input of an AND/NOR gate 541. Since signal 54212 at logical ONE is applied to the input of AND/NOR gate 541, the output signal 54106 at logical ONE is applied to the input of a NOR gate 538. The output signal 53806 is applied to the input of register 631. The output signal 63105 sets the ISL NAKR flop 449, which sends out a BSNAKR
signal on the communications l~us.
The termination of the local RRQ cycle for a write command is as follows: In the case of an ACK response from the remote, signal 56807, Figure 14H, will be logical ONE.
As described supra, this will set signal 17012 to logical ONE which causes the ACK to be returned to the requesting source on the inter communications bus. Signal 17012 is at a logic one, and the write si~nal 36609 is at a logic one on Figure 14N, AND/OR gate 28G causes o~tput signal 28608 to be at a logic zero at the input of OR gate 293, which in turn will cause output signal 29308 to logic zero. Signal 29308 at the R input of JK flop 584 resets the RRQ function, thus opening the RRQ path for another instruction.
Referring to Figure 14AB, the ACK response case for a read, the ACK signal 17012 is applied to AND gate 732 along with the file write signal 80504 to produce output signal 73203. Signal 73203 is returned back to the remote ?,~ ~14 ~

ISL. The received signal 73309 in the remote on Figure 14N, sets flop 593. Flop 593 allows the second half cycle to be sent to the local.
The order is also terminated during a read or write instruction with a NAK response. Referring to Figure 14H, the output signal 17112 at logical ZERO is applied to the input of an OR gate 536. The output signal 53603 is applied to the input of OR gate 293, Figure 14N, thereby resetting flop 584 as described supra.
Referring to Figure 14H, during the compare cycle, the answer wait signal 17508 is applied to the input of register 631. The output signal 63109 on Figure 14N, is applied to the clock terminal of a D-flop 632. The output signal 63209 is applied to the other input of NAND gate 559.
The output signal 55906 sets flop 581 starting another retry request to do cycle as described supra.

The RRQ cycle is repeated until a response ACK or NAK
is transmitted to the source.
The effect of the WAIT is to retry the instruction by keeping flop 584, Figure 14N set at this time. Referriny to Figure 14Y, the reset input signal 58406 is at logic zero thereby enabling counter 619, which comprises part of timers and status logic uni~ 133 of Figure 8. Signal 61412 is applying 60 hertz pulses to the +1 and G2 terminal. If the WAIT response continues for more than 120 milliseconds, then signal 61907 is forced to logical ONE. This sets flop 10 599, signal 61608 is at logical ONE since an ACK was not received. Referring to Figure 14H, signal 59906 at logical ZERO is applied to AND gate 170. The output sig-nal 17012 is at logical Z~RO thereby inhibiting the ACK
response.
Similarly, signal 59906 is applied to the input of an OR gate 172. Output signal 17208 at logical ZERO is applied to the input of NAND gate 171. Output signal 17112 at logical ONE inhibits the NAK signal. Signal 59906 at AND/OR gate 174 inhibits a wait response, there-fore there will be no responses at all. This will result in a time-out on the local ISL bus and signal the local central processor that there is no resource available to that channel number. Even though the ISL is configured for this address, the time-out would happen and the software would have to investigate why the device is either in-operative at this time or whether they configured the ISL
wrong initially to generate such an error having re-ceived a response for the RRQCYR cycle. Referring to Fig-ure 14G, gate 524, when the RRQCYR cycle was generated 30 signal 39310 was a logical one as this was a read request.
Output signal 52408 was a logical ZERO, thereby selecting the ISL address inputs to data MUX registers 525 through '4 7 k~

528. ~lso data bit 10, signal 51303 was a logical ZERO
since this was not an interrupt cycle or a memory read request cycle. Data bit 10 will be received as address bit 18 at a logical ZERO when the response cycle is received from the external device. This will force gate 478 output signal 47808, Figure 14-O to a logical ONE.
Referring to Figure 14-O, when the second half bus cycle is received, signal 25914 is at logical ONE. The bus lock is not set therefore signal 24102 is at logical ONE and therefore the file write select 1 signal 40903 is at logical ONE. Signal 47603, 56506 and 47808 are at logical ONE therefore file write select 2 signal 41106 is at logical ZERO. Therefore, the information is written into location l,which is the retry response location f the address and data file.s of Figure 14-O, file registers 92 and 103 of Figure 8.
Referring to Figure 14N, signals 41008, 40903 and 44006 at logical ONE are applied to the input of an AND
gate 598. Output signal 59808 at logical ONE is applied to the CJ terminal of a JK-flop 595, the write bus enable signal 64405 is applied to the clock input thereby setting the flop. When the local ISL returns an ACK to this remote ISL then the retry response enable flop 593 is set since the clock signal 73309 is forced to logical ONE as described supra. Signals 59509 and 59305 are applied to a NAND gate 487. The output signal 58703 is applied to an inverter 58810.
~e~erring to Figure 14V, which illustrates cycle generator 146 of Figure 8, signal 58703 is applied to the input of NOR gate 645. The output signal 64508 is applied to the input of AND/NOR gate 388. Signal 92306 at logical ONE is applied to the other input. The output signal 38808 at logical ZERO generates the local cycle and the ISL cycle by setting flops 464 and 441 as described f~7s~

supra. Signal 58810 is strohed into register 490. The output signal 49007 is applied to the input of-an AND
gate 590 thereby generating the RRSCYL cycle signal 59012.
Now the ISL cycle will generate the timing signals from delay line 374 as described supra. The data path will be identical to that for the memory response cycle.
The data as in any remote cycle will be sent back to the local ISL when the transfer full flop 923 in Figure 14U
is set.
Signal 59012 is applied to the input of NOR gate 909.
Output signal 90910 is applied to the input of register 813. The generate RRS signal 81315 is transmitted to the local ISL.
Signal 66221 is received by driver 815 on Figure 15 14AB. Output signal 81503 initiates the remote cycle at the local ISL as described supra. The data path is identical to that of the MRS cycle remote as described supra.
At the local ISL, referring to Figure 14N, the RRQ
20 full flop 584 is reset as follows. Signals 59211 and 76208 are applied to the inputs of AND/OR gate 286. The output signal 28606 at logical ZERO is applied to the input of OR gate 293. The output signal 29308 resets flop 584.
In the remote ISL at the time the RRSCYL cycle is 25 taking place, in Figure 14N, the RRS full flop 595 and the RRS ENABLE flop 593 are reset. Signals 59012 and 32712 are applied to the inputs of a NAND gate 596. The output signal 59603 at logical zero is applied to the input of an OR gate 294. The output signal 29411 resets flops 30 593 and 595.
Referring to Figurc 14Y, for the read cases flop 616, in the local ISL, is set since an ACK is received thereby ~47~

-189~
forcing signal 56807 to logical ONE. Signal 27308 is at logical ONE after an equal compare cycle. Signal 61608 at logical Z~RO is applied to the CD terminal of flop 599 thereby preventing the flop from setting. Timer counter 619 is reset when signal 58406 is a logical ONE.
During a read operation after the acknowledgement of the request for the read cycle has been received, the ISL
waits approximately 240 milliseconds. The output signal 61912 of counter 619 is applied to an inverter 618. The input signal 61808 is applied to the clock terminal of a D-flop 456 thereby setting the flop. The output signal 45605 at logical ONE is applied to the input of an AND
gate 455.
When the ISL becomes idle as described supra, signal 43705 at logical ONE is applied to the other input of AND
gate 455. The output signal 45511 sets flop 459. Output signal 45909 is the l/O timer status bit.
Signals 45909 and 45606 are applied to the inputs of a NAND gate 457. The output signal 45711 is applied to an inverter 458. Output signal 45711 is applied to the input of an OR gate 620. The signal 62008 at logic zero is the tLme-out generator signal of timers and status logic unit 133 of Figure 8. The function of the signal is to simulate a parity error as descr~bed supra.
Referring to Figure 14N, signal 46108 is applied to the input of OR gate 592 which will generate a dummy RRSCYR cycle signal 59211.
The above sequence was generated through the time-out counter 619, Figure 14Y. The normal termination of the order would have reset this counter when RRQ full flop was reset. Flop 615 is reset by signal 29308. Signal 61505 at the input of AND gate 614 at logical ZERO in-hibits the 60 hertz timing pulses 26102.

~7~

The RRSCYR signal 59211 and the end pulse signal 37712 are applied to the inputs of an AND gate 594~ The output signal 59406 is applied to the input of a NOR gate 432.
The output signal 43201 resets flop 456. Flop 459 will not reset until an output clear instruction to reset the timer bit is issued.

~4,~1~

The IOLD is an input/output command which requires two cycles. The first cycle (RRQCYL) is in local ISL and the second cycle (RRQCYR) is in the remote ISL. The IOLD command is unique in the way the memory address data is a part of both the address and data fields. The IOLD
command is in two parts. The first part of the IOLD
command is the output register portion. The address 0-7 signals represent the memory address used by the controller during a DMA operation. The remaining address 8-23 signals are the data 0-15 signals. The second part of the IOLD command is identical to any other I/O command.
Referring to Figure 14S, as was described supra, during a DCN cycle the memory translation RAMs 706 through 715, comprising memory address translation RAM 125 of Figure 8, are loaded into memory reference registers 716 and 717 comprising memory reference register 126 of Figure 8, during the loading of a standard I/O command into the data file, it is to be a retry path instruction. We will find that the memory translation bits would be loaded into IOLD
registers 718 and 719, comprising IOLD register 127 of Figure 8, rather than registers 716 and 717. Signal 73806 performs that selection. Referring to Figure 14I, signals 53910 and 58405 at logical ONE are applied to the inputs of an OR gate with ANDed inputs 281. The output signal 28106 is applied to an inverter 738, Figure 14S. The output signal 73806 is applied to the clock terminals of registers 718 and 719 thereby clocking the data from the memory trans-lation RAMs 706 through 715 into the registers. During the RRQCYL cycle which follows the loading of the data and address RAMs of Figure 14-O, the signal 48603 applied to the enable terminals of tergister 718 and 719 is at logical zero thereby enabling the outputs of registers 718 and 719.

~4, ~
-192_ Also, during the local R~QCYL cycle, referring to Figure 14L, address 18, 19, 21 and 22 signals and signal 64706 are applied to the inputs of a NAND gate 829. When the inputs are all at logical ZERO the output signal 82906 at logical ONE is applied to the input of an AND gate 828, signal 58306 is at logical ON~. Output signal 82803 is applied to the input of an AND gate 827. Address 20 and 23 signals 15301 and 15601 are applied to the inputs of AND gate 827 and if they are at logical ONE then output signal 82706 at logical ONE is applied to the input of inverter 826. The output signal 82610 at logical ZERO
indicates that a hexadecimal 9 is indicated by address 20 through 23 signals 15301, 15401, 15501 and 15601.
Referring to Figure 14R which illustrates the memory address multiplexer 100 of Figure 8, memory reference signal 24414, master clear signal 47006 and operational signal 53910 are applied to the inputs of a NAND gate 481. Since signal 24414 is at logical zero, the select input of MU~'s 474 and 475 are at logical ONE.
me selector signal 53911 is at logical zero thereby selecting terminal 1 inputs of MUX's 474 and 475. There-fore, the BSDT 0 and 1 signals 18905 and 19010 are selected as address 8 and 9 signals 47507 and 47409. BSAD 0-7 are applied to the terminal 0 input of MUX's 472 and 473 and 25 are selected as address 0-7 signals 47212, 47209, 47207, 47204, 42312, 47309, 47307 and 47304.
Referring to Figure 14S, address 0-9 signals are applied to the address select terminals of memory translation RAM's 706 through 715. The data 6-15 signals 33901 through 34801 were applied to the input terminals and written into the ~AM's 706 through 715 at the specified address during configuration. The output signals 70607 through 71507 are applied to the inputs of IOLD registers 718 and 719.

Referring to Figure ]4T, the signal 82706 is applied to the select terminal of MUX 930 thereby selecting the address translater 8 and 9 signals 72801 and 72901.
Referring to Figure 14Z, IOLD signal 82610 at logical ZERO was applied to the input of OR gate 911. The output signal 91108 is applied to the select terminals of MUX
registers 832 and 835 thereby selecting the terminal 0 inputs. Address translator 0-7 signals 72001 through 72701 are the remaining 8 bits of the address translating RAM's.
The remainder of the cycle is identical to any other operational input/output command. The data is transferred to the remote ISL and the standard data and address paths are followed to present the information to the remote communications bus.
The next unique path in the RRQCYL or the retry path is the memory test and set lock instructions, the test and set lock is the one memory reference instruction that will go through the retry path. The reason for that is the mem-test and set lock, tests a bit on the memory board on 20 the communication bus. That bit must be tested before it is known whether or not the instruction can be executed.
Even through the system is configured to read out each memory location, it is known whether or not the lock bit is set. m e proper response is generated and sent back in a similar manner to an I/O output instruction. Since this is a memory instruction, it does require the memory trans-lation path for the proper memory addressing and also the writing of the information into the proper file locations.
Referring to Figure 14-O for the file write select logic, the test and set will have a unique function set on the communication bus, the BSLOCK function. This is a memory reference and a BSLOCK instruction. Also, this is not a second half bus cycle. Signal 25914 is at logical ZERO, signal 24102 is at logical ZERO and signal 24414 is at logical ONE. This selects the FILE location 0 for the infor-mation path.

.~ ~4, ~

Referring to Figure L4I, signals 62606 and 86307 are applied to the input of an AND gate 548. Signal 86307 isthe memory hit bit read out of memory RAM 863, Figure 14S, which comprises R~M 125 of Figure 8. Signal 62606 is the test operation signal. Output signal 54808 is applied to the input of a NAND gate 480, Figure 14N.
Signal 24414, at logical ONE, is applied to the other in-put of NAND gate 480. Output signal 48011 is applied to the input of NOR gate 566. Output signal 56608 is applied to the input of AND gate 585. Signals 40802 and 41n08 are at logical ONE. The output signal 58506 conditions flop 581 to set when clock signal 64405 goes to logic ZERO
thereby initiating the RRQCYL cycle for the test and set instruction. As in previous RRQ cycles the memory trans-lation data shared in the memory translation RAM's 125 of Figure 8 must be loaded into registers 718 and 719 as described supra. The test and set instruction must transfer the data to the local multiplex registers on Figure 14Z
in the same way as in the IOLD instruction.
Referring to Figure 14Z, signals 58306 and 64706 are at logical ONE since this is an RRQCYL cycle and this is a memory reference instruction. The signals are applied to the input of a NOR gate 873. The output signal 87311 at logical ZERO is applied to the OR gate 911. Output signal 25 91108 at logical ZERO is applied to the select terminals of ISL interface MUX register 832 and 835 thereby selecting the address translator signals 72001 through 72701. Signal 87311 is applied to the input of OR gate 912 thereby selecting address translator signals 72801 and 72901 and memory 30 reference signal 64706 and file byte 38910. The data portion of this instruction passes through the normal data -195~

path to the transmitter registers and drivers. The re-mainder of the address bits will come from the standard address bus, internal address bus path. During the remote cycle that is to follow in the remote ISL there are a few special control lines that must be set on the remote ISL
bus.
Referring to Figure 14G, the file lock signal 80401 which was generated in the local ISL at logical ONE is applied to an input of an OR gate 466. The output signal 46603 is applied to the input of an AND gate 443. Since this is not a test mode, signal 53906 at logical ONE is applied to the input of AND gate 443. Output signal 44311 is applied to the input of register 523. The bus lock function is a key to read the test and set bit within the memory. The bit is tested with bus lock on. The bit is tested and if the bit had previously been set in memory and is unusable at this time a NAK response is given there-by terminating the instruction. The response is sent back to the local ISL for use by the software. If the bit was not set then it would be set as a result of this in-struction and an ACK response would be returned back to the local ISL and the specific type of instruction would be executed.
There are various types of set and test instructions in which certain things which do not affect the operation of the ISL are done. There is one case in which if the test and set instruction receives a WAIT response due to memory being busy from some other traffic or the memory is in refresh cycle. The wait response signal 26303 obtained from any remote cycle would be loaded, in Figure 14I into register 413 as described supra. The output signal 41310 is applied to the input of a NAND gate 3?8, Figure 14D.
Signals 52305 and 51515 at logical ONE are applied to the inputs of an AND gate 602. Output signal 60203 is applied to the input of an OR gat~ 633. Output signal 63303 is applied to the other inpu~ of NOR 328. Output signal 32806 -1~6-is applied to the clock terminal, and sets Request Retry D-flop 564. Output signal 56406 is applied to the input of OR gate 562, thereby initiating a communication bus request cycle.
The interrupt ~hich is initiated from a controller to a central processor on the remote bus controls the RRQCYL retry path as follows. The interrupt is a standard ~output command. The interrupt is an instruction that passes through the ISL that requires special attention due to the fact that the interrupt can be initiated from a higher priority device than that which is already using the retry path within the ISL. Therefore, if the path is busy the information must be processed before the interrupt is processed. Therefore, the interrupt must be detected and responded to at response time which is 135 nanoseconds into the DCN cycle when the ACK, NAK or WAIT are sent out in the bus.
Referring to Figure 14M, signals BSAD 8-12 are applied to the input of a NAND gate 277. Signal BSAD 13 is applied 20 to an inverter 195. The output signal 19504 is applied to the input of an AND gate 321 as is output signal 27705.
Since this is not a memory reference instruction, signal 24414 is at logical ONE. If the address bits BSAD08-13 were logical ZEROs then the output of an AND gate 321 is 25 at logical ONE. Signal 32106 is applied to the input of an AND gate 320. The operational channel mask signal 54608 is applied to the input of AND gate 320. Signal 54608 is the output of an AND gate 546, Figure 14R. The output of RAM 276, signal 27607 at logical ONE is applied to the in-put of AND gate 546.
Referring to Figure 14M, output signal 32008 is applied to the CD input of a D-flop 430 which is set on the rise of the RRQ full signal 58405 at DCN 135 time. The flop set indicates that the interrupt is accepted by the ISL. If at this time there had not been a compare on Figure 14H, then signal 54212, at logical ONE is applied to the input of an AND gate 422. Sigral 32008 is applied to the other input of AND gate 422. The output signal 42203 is applied to the input of register 631. Signals 54212 and 32008 are also applied to the inputs of AND/NOR gate 541. The out-put signal 54106 is applied to the input of NOR gate 538.
The output signal 53806 is applied to the input of register 631 and is described supra, results in a NAK re-sponse being sent out on the communications bus. Also signal 63119, the NAK interrupt function, is applied to the input of an inverter 537. The output signal 53702 at logical ZERO is applied to the S terminal of a D-flop 429, Figure 14X thereby setting flop 429. Output signal 42905 is applied to the input of an AND gate 395. The RRQ full signal 58406 is applied to the other input and when the path becomes unbusy signal 58406 is set to logical ONE.
Output signal 39503 is applied to the input of a one-shot 451. The output signal 45113 is applied to the input of a DRVR-RCV 258, Figure 14B which puts a 30 nanosecond BSRINT
signal 10406 out on the communication bus indicating to the source that received the NAK response to resubmit the in-terrupt to that ISL again now that the path was not busy.If the path for the interrupt was not busy then the re-sponse back to the source would have been a BSWAIT re-sponse as described supra. The BSWAIT signal causes the source to continue issuing its command until it receives a non-wait response. Meanwhile the interrupt is processed in the remote ISL.
Referring to Figure 14M, the CP interrupt signal 32106 or the bus write signal 26510 are applied to the in-puts of a NOR gate 640. The output signal 64013 is applied to the input of an inverter 641. The output signal 64104 is applied to the input of RAM 366, Figure 14-O as the file write function.

~? ~a 4'~

Referring to Figure 14W, the terminal 0 input of the CP destination address MUX 749 is selected. Therefore, a~dress 14-17 signals 14601 through 14901 are selected.
The CP channel address signals 74912, 74909, 74907 and 74904 are applied to the address select terminals of RAM
754. RAM 754 stores the txanslation address for the Central Processor Unit that was previously loaded by a configuration comman~ when the ISL was in the ISL configur-ation mode.
Referring to Figure 14Z, the output signals 75411, 75409, 75407 and 75405 are applied to terminal 0 of MUX
register 840. Signals 43008 and 58306 at logical ONE are applied to the inputs of NAND gate 910. Output select signal 91003 at logical ZERO selects the terminal 0 input of MUX register 840. The output signals 84015, 84014, 84013 and 84012 are applied to the inputs of drivers 839 and 841, ISL interface drivers 115 of Figure 8, from which they are sent to the remote ISL. These signals represent the address of the central processor unit that originally loaded the ISL.
Referring to Figure 14M, signal 91003 is applied to the input of a NAND gate 904. Data 2 signal 33501 is applied to the other input of NAND gate 904. Also, data 0, 1, and 3-5 signals 33401 through 33801 are applied to the inputs of a NAND gate 903. Data bis 0-5, data bus 117 of Figure 8, are at logical zero to indicate one central processor interrupting another central processor.
Output signals 90305 and 90413 at logical ONE are applied to the input of an AND gate 755. Signal 58306 is 30 also applied to an input of AND gate 755. Output signal 75506 at a logic high is applied to the input of a OR gate 927. Output signal 92711 is applied to the input of register 845, Figure 14AA. The output signal 84505 is applied to the input of driver 844, Figure 14AB. The output --19~--signal 84407 is applied to the ISL interface bus as signal 84407 and is received at the input of driver 803 at the remote ISL as signal 66244. The output signal 80303 is applied to a wired OR gate 926, Figure 14AA.
Referring to Figure 14W, the output signal 92601 is applied to the CD terminal of a D-flop 925. During the RRQCYR cycle at the remote ISL signal 90201 at logical ONE
is applied to the input of an AND gate 899. At cycle 100 time signal 76208 goes to logical one and is applied to the other input of AND gate 899. Output signal 89911 is applied to the clock terminal of a D-flop 925. The flop 925 is set until the next RRQCYR cycle. The function flop 925 is described supra.
Data 6-9 signals 33901 through 34201 are applied to the terminal 1 inputs of MUX 756, which comprises the CPU
source address register 136 on Figure 8. These inputs are selected since signal 53910 which is applied to the select terminal of MUX 756 is at logical one. The output signals 75604, 75607, 75609 and 75612 are applied to the address terminals of CPU source translation RAM 757, which stores the translation information for selecting the proper CPU source address, RAM 113 of Figure 8.
Signal 92601 which is at logical one is applied to the select terminals of data MUX 780, data multiplexer 137 of Figure8, thereby selecting the CPU source translation signals 75705, 75707, 75709 and 75711.
Referring to Figure 14G, signals 90201 and 39310 are applied to the input of AND/NOR gate 524. Since, as described supra, the file write signal 80701 was at logical one, therefore the inverter output signal 39310 is at logical zero. Output signal 52408 therefore selects the terminal 1 input of bus data MUX register 526, data multi-plexer/register 138 of Fiqure 8, thereby selecting the data 6-9 signals 78007, 78004, 78009 and 78012. The output signals of MUX 526 along with the outputs of the other MUXs as described supra in the RRQCYR cycle will be ~'.46'~
-20~-reflected on the communications bus thereby terminating the interrupt command.
Referring to Figure 14E, address MVX registers 507 through 509, address multiplexer register 111 of Figure 8, stores the address as it was sent from the local ISL.
Referring to Figure 14G, the data multiplex signals are applied to the terminal 1 inputs of MUX registers 525, 527 and 528. During a write operation as described supra, the data 6-9 signals are applied to the terminal 1 inputs of data multiplexer register 526.
During a read operation the terminal 0 inputls of data multiplexer registers 525, 526 and 527 select the ISL
channel address of this ISL. These are the signals from the hexadecimal rotary switches 101 through 103, Figure 14J.
As described supra, the MYDAT10 signal 51303 is at logical one for a read operation and at logical zero for a write operation.
Referring to Figure 14D, signals 57410, 76208, 53910 and 90201 at logical one are applied to the inputs of AND/NOR gate 278 thereby generating the clock signals 27808 and 27908. Signal 27908 clocks the address 0-31 signals into registers 507, 508 and 509, Figure 14E, the data 0-15 signals into MUX registers 525 through 528, ~ignal 27908 also sets the bus full flop 271 thereby inhibiting another remote ISL.

-~01-The output and input interrupt control instructions passing through the ISL are detected so that special translation of the CP address can take effect. The de-tection of an output/input interrupt control which is function code 03 and 02 respectively are found on Figure 14M where an AND gate 811 detects Address 18-21 signals at logical ZERO during the interrupt control input/output instruction. Signal 64706 is at logical ZERO since this is not a memory reference cycle. The output signal 81105 at logical ONE is applied to the input of an AND gate 810.
Signal 53910 is at logical ONE, and if Address 22 signal 15501 is at logical ONE. Output signal 81012 is at logical ONE for function code hexadecimal 02 and 03. Signal 81012 is an input of OR gate 927 which generates the translate 15 signal 92711 which is sent to the remote ISL along with the data and address information during the RRQCYL cycle. This was described supra. For an output interrupt instruction the RRQCYL cycle is identical to any other output in-struction, the address and data will taXe the same paths.
20 The only difference will be the translate signal 92711 which is sent over to the remote ISL. In the remote ISL during execution of the RRQCYR cycle, data takes a little bit dif-ferent path for data 6-9 signals 33901 through 34201.
Referring to Figure 14W, the outputs of MUX 756, the 25 CP source address 0-3 signals 75604, 75607, 75609 and 75612. These signals address RAM 757 which stores the CP
translation data. As described supra, the output signals of the RAM 757 are selected by MUX 780 because of the logic ONE state of the signal 92601.
The output signals 78004, 78007, 78009 and 78012 are applied to the terminal "1" inputs of MUX 526, Figure 14G.
The output information will contain the translated CP
address enabling the controller to know which central 4~ 9 processor to interrupt. If that central processor is con-figured within the ISL, the ISL will act as an agent for that CP interrupt when issued. For an input interrupt control instruction, the RRQCYL cycle is selected in the local ISL followed by the RRQCYR cycle in the remote ISL.
Referring to Figure 14W, as described supra during the RRQCYR cycle in the remote ISL flop 925 was set thereby generating the function translator signal 92505 which is applied to the input of AND gate 928. During the RRQCYR
the first half request is transmitted on the remote communication bus as described supra. When the controller sends the second half response, this remote ISL unit will generate the RRSCYL cycle. The output signal 92806 will be at logical one thereby selecting the terminal "1" input to 15 MUX 749. Flop 925 will remain set until the generation of an RRQCYR cycle without the translator signal 92601 set.
But this cannot happen until there has been a response in the case of an input command. The output signals of MUX
749 address the RAM 754. The data contents of RAM 754 contain the reverse translation of RAM 757 so that the original data of the output interrupt control is returned to the centrai processor.
Referring to Figure 14AA, output signal 92306 selects the terminal "1" inputs of MUX registers 851 and 853. MUX
25 registers 851 selects the CP destination 0 and 1 signals, 75411 and 75409. These signals are applied to the data 6 output signal 85114 and the data 7 output signal 85113.
The MUX register 853 selects CP destination 2, 3 signals 75407 and 75405 which are applied to the data 8 and 9 out-30 put signals, 85312 and 85313. Also the data multiplexor 4, 5, 10 and 11 signals 78707, 78809, 79307 and 79409 are applied to the inputs of MUX register 851 and 853. The out-put of MUX registers 851 and 853 are applied to the drivers and are sent back to the local ISL with the rest of the ~7~
-2n~-data that was sent from the source CP when the output interrupt control instruction was issued. Therefore, on the ISL, the resulting communication bus cycle will give the requester of the input interrupt control in-struction the data.
The system memory may be configured to send two second half responses (2 data words) for a single memory request in order to increase the memory throughput. The first word is issued with the double pull signal 10404 at logical zero during a first second half communication bus cycle. Approximately 300 nanoseconds later a second second half cycle is issued with signal 10404 at logical one.
Referring to Figure 14N, as described supra, signals 40903 and 41106 at logical ONE are applied to AND gate 500.
15 Signal 44006 is also at logical ONE. The output signal 50008 is applied to the input of a NAND gate 373. The bus double pull signal 21006 is applied to another input of NAND gate 373. The write bus enable signal 64405 at logical ONE is applied to another input of NAND gate 373. The out-20 put signal 37308 at logic ZERO sets a D-flop 352.
Referring to Figure 14V, the output signal 35206 at logical ZERO is applied to the input of NOR gate 351. The output signal 35106 is applied to the input of register 490.
The output signals 49014 and 49015 define the memory re-25 sponse, MRSCYC cycle. Signals 35205 and 35308 are applied to the inputs of AND/NOR gate 388. Since signal 35308 is at logical ONE at this time, the output signal 38808 at logical ZERO results in flops 464 and 441 set as described supra thereby generating the IS~ and the local cycles.
Referring to Figure 14N, signals 32502 and 49015 at logical ONE are applied to thc input of an AND gate 354.
Output signal 35411 is applied to the clock terminal of a D-flop 353 which is set on the rise of signal 35411 since signal 35205 applied to the CD terminal is at logical ON~.
Setting flop 353 causes flop 352 to reset if the transfer full signal 64602 is at logical ZERO which is the normal case.
Referring to Figure 14-O, signal 35308 is applied to the clock terminals of registers 367, 368 and 391 thereby storing the data and control output signals of RAM's 364, 365, 366, 177, 647 and 389 as described supra. The data is latched into registers 367, 368 and 391 for the first memory response cycle, which allows the memory response location of RAM's 364-366, 177, 647 and 389 to be free for the second memory response cycle.
Referring to Figure 14N, during the first MRSCYL cycle, signals 49303 and 37712 at logical ONE are applied to the inputs of a NAND gate 375. The output signal 37511 at logical ZERO is applied to the input of an OR gate 350.
The output signal 35008 is applied to the reset terminal of flop 353 thereby resetting the flop at the end of the first MRSCYL cycle of this double response. During the second memory response cycle output signal 50008 is still at - logical ONE and is applied to the input of AND gate 496.
Signal 21104 at logical ONE is applied to the other terminal of AND gate 496. The output signal 49611 at logical ONE
causes flop 492 to set on the fall of the write enable signal 64405.
Referring to Figure 14V, signal 49206 at logical ZERO
is applied to NOR gate 351 forcing another MRSC~C as des-cribed supra. Now in Figure 14N, the output signal 35411 is forced to logical ONE again but due to the flop 352 being reset, the D input signal 35205 is at logical ZERO. There-fore, flop 353 is not set. The data flow and address flow within the ISL is identical to that of the first memory response cycle.

:~ ~ 4 .~
-2ns-Referring to Figure 14-O, during the first MRSCYC
cycle the data was stored in registers 367, 368 and 391.
The clock input 35308 was forced to logical ZERO at the end of that MRSCYC cycle. During the second cycle the registers are loaded with the data from the second memory response cycle when flop 353 sets and signal 35308 is at logical ONE.
The ISL can generate interrupts on behave of itself in certain cases if the interrupt control level register is loaded with non-zero information and the proper CP address is loaded into the channel register~.
Referring to Figure 14M, interrupt channel register 819 and level register 857 contains the data that is used by the ISL to generate interrupts. The interrupt cycles defined are generated by the ISL and are not interrupts that pass through the ISL.
Referring to Figure 14X as described supra, if a non-existant memory error or if a watchdog time out were de-tected from the remote ISL and if the interrupt enable function was set for the non-existant memory or the watch-dog timer, then the output of AND/NOR gate 895 would go to logical ZERO. Also if there were a non-existant memory error or a watchdog time-out on the local ISL then the out-put of a NOR gate 824 signal 82406 is at logical ONE setting 25 flop 823. The inhibit signal 82106 is at logical one as described supra. Flop 823 is set and the output signal 82309 is applied to the input of AND gate 607. When the ISL goes idle, signal 43705 is at logical ONE, output signal 60708 is at logical ZERO thereby setting flop 427. Signals 30 43108 and 42504 are at logical ONE.
Referring to Figure 14V, signal 42708 at logical ZERO
is applied to the input of OR gate 412. Output signal at logical ZERO is applied to gate 287. Output signal 28708 47~
-2n6-at logi~al ZERO holds regist~r 490 in a reset condition.
Signal 41206 is applied to NOR gate 608. The output sig-nal 60808 is applied to the CD terminal of flop 464.
Signal 41206 is also applied to NOR gate 176. The output signal 17612 is applied to the input of AND gate 604. The rise of the output signal 60408 sets flops 464 and 441 generating the local and ISL cycles and the delay line 374 output timing functions. Notice again no particular local cycle is generated due to register 490 being held reset.
Referring to Figure 14D, signals 42709 and 76208 at logical ONE are applied to the inputs of AND/NOR gate 278.
The output signal 27808 generates a communication bus cycle and transmits the data and address information out on the bus.
Referring to Figure 14M, signal 42708 at logical ZERO
is applied to the select terminal of MUX 731 selecting the terminal "0" inputs. The output signals 73107, 73109, 73112 and 73104 represent the CP channel number to be interrupted and are applied to the input of MUX 159, Fig-ure 14E. The terminal "0" inputs of MUX 159 are selected since this is not a second half bus cycle, singal 37806 is at logical ZERO. The MllX's 157, 158 and 160 are not en-abled and their outputs are at logical ZERO since the enable signal 42709 is at logical ONE. Also signal 42708 at logical ZERO is applied to the reset terminal of register 507 thereby forcing the high order address bits 0 - 8 to logical ZERO. The rest of the address bus will be logical ZERO except for bits 14 thru 17 which are the only bits enabled on the inputs of registers 508 and 509.
Referring to Figure 14T, signal 42708 at logical ZERO
is applied to NOR gate 801. Output signal 80108 at logical ONE thereby selecting the terminal "3" inputs of MUX's 783 ~ ~ 4~7~'3 through 798. The data MUX 0-5 signals are at logical ZERO. Data MUX 6-9 indicate the interrupt channel 6-9 signals. Data MUX 10-15 signals indicate level 0-5 sig-nals. The level 0-5 signals indicate the level at which the ISL is to interrupt the central processor.
Referring to Figure 14G, the signal 42709 at logical ONE is applied to the input of AND/NOR gate 524. The output signal 52408 at logical ZERO selects the terminal "0" inputs of MUX registers 525, 526 and 527. However, the terminal "1" input of MUX register 528 is selected since signal 42709 input to AND gate 372 is at logical ONE. Therefore MUX register 528 will select data MUX 12-14 signals 79607, 79509, 97909 and 79809.

-2()~

MUX register 527 s~lects my data ln and 11 signals 51303 and 51406. Signals 42709 and 79307 are applied to the input of AND gate 529. Since signal 42709 is at logical ONE, and the signal 86606 applied to OR gate 513 is at logical ZERO, the signal 51406 reflects the state of the data MUX 10 signal 79307.
Similarly, signals 42709 and 79409 are applied to the input of an AND gate 530. The output signal is applied to the input of OR gate 514. The output signal 51406 re-flects the state of data MUX 11 signal 79409.
Referring to Figure 14J, signals 10307 and 39716 are applied to the input of a NAND gate 434. Signal 10307 reflects the state of the ISL channel address 8 signal since signal 39716 is at logical ZERO at this time.
The hexadecimal rotary switches 140 of Figure 8, 101, 102 and 103 have their output signals ISLA9-16 applied to the terminal "1" inputs of MT~'s 435 and 436, The output signals ISIDA 1-8 are applied to the terminal "0" inputs of data MUX reglsters 526, 525 and 527 of Figure 14G.
Therefore the data presented on the bus, when the communication bus cycle is generated will be the address of the CP to be interrupted and the channel address of the ISL and the level at which it is to interrupt the CPU .
Referring to Figure 14G, signals 42709 and 80701 are applied to the inputs of an OR gate 454. The ISL write signal 45411 is applied to the input of register 523. The output signal 52306 is sent out on the -ommunication bus to indicate that the interrupt is a write cycle.
The ISL will receive either a NAK or an ACK response from the central processor unit. If a NAK response is received, then the CPU will follow with a BSRINT signal 10406 over the bus. In this case the interrupt must be regenerated.

Referring to Figure 14I, the NAK response signal 24814 is applied to the input of register 413 at the end of the my data cycle now signal 51608. The output signal 41307 is applied to the clock terminal of a D-flop 431, Figure 14X, thereby setting the flop. Flop 431 set in-hibits any further interrupt from the ISL from being gen-erated until the BSRINT signal 10406 is received from the central processor on the local bus.
The signal 10406 is the resume interrupt function that the CP generates when it can accept an interrupt. When the signal 10406 is generated, all those devices having pre-viously stored an interrupt (due to a NAK) will regenerate their interrupts. Signal 10406 is received by DRVR-RCV
258, Figure 14B. The output signal 25806 is applied to the 15 input of a NOR gate 428, Figure 14X. The output signal 42801 at logical ZERO resets flop 431.
If an ACK response was received then signal 41302 is applied to the input of a NOR gate 426. The output signal 42610 resets flop 823. Ilowever, in the NAK response, flop 623 remains set.
Therefore, the input signals 43705, 43108, 42504 and 82309 at logical ONE are applied to the inputs of AND gate 607. Output signal 60708 sets flop 427 thereby initiating the interrupt cycle as described supra. The sequence will continue until an ACK response is received from the inter-rupt cycle generated by the ISL.
The master clear signal 44806 applied to the input of NOR gate 426 resets flop 823.
Miscellaneous logic functions are described herein.
30 Referring to Figure 14H, signals 44512, 33108 and 21710 at logical ONE are applied to the inputs of a NAND gate 555, indicate that during an ISL command, a data parity error was sensed. Output signal 55508 at a logic ZERO is applied ~ ~1 4 ;34~3 -2l.n--to the input of OR gate 536. The output signal 53603 is applied to the input of an O~ gate 293, Figure 14N, there-by resetting flop 584 by means of signal 29308. Signal 55508 is also applied to the input of NOR gate 538, Fig-ure 14H, which results in the NAK response as describedsupra.
Signals 44006 and 25914 are applied to the input of an AND gate 606. Output signal 60606 generates an ACK
response by indicating that during the second half bus cycle the ISL address was detected.
Referring to Figure 14J, signals 93212 and 10114 are applied to the inputs of a NAND gate 610. The output sig-nal 61010 at logical ONE enables a master clear function issued on the local bus to be delivered to the remote ISL.
Signal 61010 is applied to the input of DRVR-RCV 242, Figure 14B, for transmission out on the bus.
Referring to Figure 14Y, a retry clear D-flop 601 when set resets the RRQ full flop 584, Figure 14N. Flop 601, Figure 14Y, is set on a time-out error. Signal 17208 20 is applied to inverter 173. The output signal 17310 is applied to the CD terminal of flop 601 which sets on the rise of signal 27204.
Referring to Figure 14P, signal 87407 is applied to inverter 557. Signal 87407 at logical ZERO indicates that a remote strobe was received and a remote cycle is to take place. Output signal 55712 is applied to the input of a NAND gate 285. Signal 21510 is applied to the other input of NAND gate 285 and when at logical ONE indicates that this is not a bus cycle. The output signal 28503 is applied to 30 the input of an OR gate 296. Signal 29803 is applied to another input of OR gate 296 and when at logical ZERO in-dicates that the compare cycle is completed. Output signal 29608 at logical ZERO resets flop 297. Signals 35712 and 27308 are applied to the inputs of a NAND gate 300. At 135 ~.474~9 nanoseconds into the compare equal cycle output signal 30011 is forced to logical ZERO is applied to the input of an OR gate 298. Signal 8300(" the ISL master clear sig-nal is applied to the otller Jnput of OR gate 298. Output signal 29803 at logical ZERO indicates the end of the compare cycle.
Referring to Figure 14G, the MRQCYR signal 86513 and the ISL~CR signal 44311 are applied to the inIut of an AND gate 642. The output signal 64206 is applied to the input of an OR gate 452. Signal 37806 is applied to the other input of OR gate 452. Output signal 45206 is applied to the input of register 515. Output signal 51507 gen-erates the second half bus cycle signal 10402 which is sent out on the communication bus. During the write and reset lock instruction, signal 515~7 indicates the memory is to reset the test hit.
The test ~ode capabilities and the test mode cycling of the ISL are described herein. There are two test mode cases, the memory loop-back case and the Input~Output loop-back case. The memory loop-back case uses the con-figuration of the ISL memory RAM's, the memory translation RAM ' s and the memory hit bit RAM 's to cycle the ISL. The standard cycling of the ISL would be basically controlled by the configuration loaded into both the local and remote ISL. The ISL is configured such that it will respond to addresses on the bus. The remote ISL will receive the address information from the local ISL and return it to the local ISL. Therefore in the memory loop-back case, the memory cycles associated with a memory loop-back com-mand are as was described supra in the information transfermode of the ISL. The test mode bits, described supra, in the ISL configuration mode if set allows the memory cycle to take place in the ISL The local ISL upon receiving a 11474~

memory request generates a MI~QCYL cycle that results in a MRQCYR cycle being generated in the remote ISL. Since the remote ISL is configured to accept the address that it sent to the communication bus it will in turn generate a ~RQCYL
cycle as if it were received from an external unit. This will generate a MRQCYR cycle back in the local ISL. Over-all, the local bus cycle generates a cycle from the local ISL to the remote ISL and back to the local ISL. Either a write or a read command may be generated. If a write command is generated then data would be written into the system memory location that was addressed by the local ISL. The original address is only valid to the local ISL. This address is than translated by the local ISL to some address that is not valid on the remote communication bus. The remote ISL acts upon that address and retranslates it back as a usahle address on the local bus. If the MRQ cycle involved is a request for data then the local memory sends this data to the local ISL. This response generates the MRSCYL cycle in the local ISL which is acknowledged as described supra and then generates the MRSCYR in the remote ISL which sends the ISL address out on the communication bus. The remote ISL
receives the ISL address and generates the MRSCYL cycle which generates the MRSCYR cycle in the local ISL and sends the data back to the CP that requested the data origi-nally. The data was requested from system memory, sent to the local ISL, then was sent from the local ISL to the remote ISL, returned to the local ISL thereby generating eight cycles and going through all the standard data and address paths. This completes the memory loop-back case.
The l/Oloop-back case operates in a similar manner to the memory loop-back case except that it uses the retry path and also both test mode bits must be set. The test mode bit must be set in the local ISL; on the ~emote 1~47419 ISL the remote test mode bit must be set. Unlike the memory loop-back case, the remote test mode bit need not be set but it may be set to avoid other traffic from aetting into the ISL from the remote communication bus. The remote test mode bit inhibits all responses except the ISL's own response from being answered. For a standard input/output command, the channel address and function code when in the input/output loop-back mode are used to address a memory location on the local ISL bus after passing that request through the local ISL and remote ISL and returning to the local ISL. The memory location address is used for either an I/O read or write operation. If a read, the requested data will be passed through the local ISL using the re~ry path through the remote, and back to the local as in mem-ory loop-back test. However, retry request cycle is used.
The first cycle is the local RRQCYL cycle which would be treated as a stand I/O command. This request is transferred to the remote ISL where the RRQCYR cycle is generated. This results in a communication bus cycle to a channel address which is not present on the remote bus, but is configured into the remote ISL channel hit bit RAM. A bus WAIT
response and a RRQCYL cycle will be generated by the re-mote ISL. The remote WAIT response generates a remote ISL
response back to the local ISL. The local ISL will again attempt to reissue the same command as described supra, the standard input/output commands. The RRQCYL cycle generated by the remote ISL results in a RRQCYR cycle in the local ISL. l'his RRQCYR cycle back on the local ISL
bus changes the command from a channel command to a memory reference command. The memory reference signal is forced to a logical O~E so that the data accompanying this command is actually sent to a system memory, if a write command, and if it 11~74~
-?.14-is a read request then the system memory will respond with data. If it was a write command we would ha~e written into a system memory location which the CP could then read by genera-ting a compare instruction within the CP to check if the data received is the same as was sent. Since this command is ack-nowledged by the system memory, the acknowledgement is sentback to the remote ISL via the remote response signal as described supra. When the ensuing retry request cycle from the local ISL is issued to the remote ISL, the com-mand will receive an acknowledge response which is sentback to the local CP that requested the I/O read or write cycle, The acknowledge started from the local system mem-ory to the local ISL, was sent to the remote ISL and back to the local ISL. The data started from the local ISL
went through the remote ISL and back to the local ISL. It essentially acts as a memory request cycle word except it is using the retry path and using the channel address and function code as a memory location. The data uses all the channel data paths. During the input/output loop-back case data 10 bit the MRS bit, is logical ZERO therefore for an I/O read loop-back the address bit 18 is at logical ZERO
on the response cycle from the memory. The response would be reflected to the retry response location data file rather than the memory response. Therefore, the response from the system memory would be loaded into the retry response location and will generate an RRSCYL cycle. This RRSCYL
cycle is acknowledged since it is a second-half bus cycle and generates an RRSCYR cycle in the remote ISL which in turn generates the RRSCYL in the same remote ISL as in the memory response. This again is acknowledged and the RRSCYL
generates the RRSCYR back in the remote ISL. The RRSCYR
cycle sends the data to the CPU that requested the data and will end the input/output loop-back instruction.

11474~9 Now to show the gatcs that control the specific test mode controls, referring to Figure 14G, signal 53906 at logical ZERO is applied to the input of AND gate 443. This inhibits the lock signal 44311 thereby disabling the function. As described supra, this signal controls cer-tain functions when issuing memory commands.
Signal 53907 is applied to the input of an AND gate 627. The output signal 62708 is applied to the input of an OR gate 625. The output signal 62508 is applied to the input of register 523. The memory reference output signal 52305 is sent out on the bus thereby indicating ,hat this is a bus memory cycle. Gate 627 has input signal 53914.
In the local ISL this signal is logic ONE, in the remote ISL it will be logic ZERO, thus blocking memory referance on remote ISL.
This allows us to change an input/output command into a memory reference. The RRQCYR signal 90201 allows the memory reference during a retry remote cycle operation when signal 90201 is at logical ONE.
Referring to Figure 14R, signal 53915, TSTRMT on the input to gate 622 will be logic ZERO in the local ISL and a logic ONE in the remote ISL. The other input to gate 622 is signal 51707 which will be at logic ONE when the remote ISL is not generating a communication bus cycle. When the remote ISL receives a retry path request from an external source, gate 622 output signal will be a logic ZERO. This is applied to the input of gate 546 which forces the output signal 54608 to logic ZERO thereby inhibiting the remote ISL from responding to anyone but itself.
Referring to Figure 14I, test channel signal 62203 at logical ZERO is applied to the input of an AND gate 626.
Thc output signal 62606 at logical ZERO inhibits the output ~4741~

of ~ND gate 548, signal 5480~ thereby inhibiting the detection of a memory hit bit. This inhibits an external source from initiating an ISL memory request cycle.
Referring to Figure 14P, during the input/output loop-back mode, RRQCYR signal 90201 at logical ONE is appliedto the input of a NAND gate 623, remote answer signal 56802 which is at logical ONE as a result of the remote response being detected from the remote ISL, is applied to another input of NAND gates 623. Test mode signal 53907 is applied to the other input of NAND gate 623. Output sig-nal 62308 at loyical ZERO sets flop 297. When the ISL
becomes idle, the signal 29908 is forced to logical ONE
thereby conditioning the setting of flop 318 on the rise of clock signal 36008. This initiates a compare cycle which sends the remote answer received by the local ISL
back to the local bus.
Referring to Figure 14K, signal 53914 at logical ZERO
is applied to the input of AND gate 445. The output sig-nal 44512 at logical ZERO inhibits the ISL on either bus from responding to an instruction.

~147419 For convenience in relating the functional blocks of Figure 8 with the detailed logic schematics of Figures I4, Table 13 lists the functional blocks of Figure 8 by title, reference number and logic sheet number. The logic sheet numbers in Table 13 can be used on conjunction with Table 12 to determine those of ~igures 14 in which a functional block of Figure 8 is illustrated in detailed logic schematic form.

Logic Sheet Title Fig. 8 & Ref. No.
1 Communication Bus Interface 2 Comm. Bus Data & 90/141 Control Tranceivers 3 Comm. Bus Address & 98/123 Control Transceivers 4 Communication Bus Control Bus Address MUX and 111 Register 6 Internal Data & Address 105/117 Tri-State Bus 7 Bus Data MUX & Register 138 8 Comm. Bus Response Control Logic

9 Mode Control Register 135 (539) 9 Remote Response Logic Hex Rotary and ISL 140/99 Address Compator 11 Function Code PROM 102/106 and Decoder 12 Master Clear Generator 94 13 Interrupt Channel and Level Registers 132/134 13 Address MUX for Bits 112 File Full & Cycle Control 16 Data & Address Files 103/92 16 Data File Transmitter Register (367-368) 121 17 Bus Compare 93 11474~

Logic Sheet Title Fig. 8 & Ref. Nos.
18 RAM Counter and 108/118 Control 19 Channel & Memory 100/101 Address 19 Channel Mask RAM 142 (276) Memory Address Trans- 125 lation RAMs

10 20 MEM REF & IOLD Register 126/127 21 Internal Data MUX 129 22 Transfer Cycle Logic 23 Cycle Generator 146 15 24 CPU Destination 114/131 Address Register and Translation RAM
24 CPU Source Address Register & Trans-lation RAM 136/113 24 Data MUX (780) 137 26 Watchdog Timer &
Interrupt Control 133 27 Memory & I/O Timers Status 133 28 Intra Bus Address Driver/Receivers 104/115 29 Intra Bus Data Driver/Receivers 116/139 30 30 ISL Control Driver/
Receivers 31 ISL Intrabus Connectors and Terminators Table 14 lists each of the logic component types illustrated in Figures 14 by generic name, and model or order number. Each of those logic components not having an adjacent asteris~ are manufactured and sold by Texas Instruments Incorporated of Dallas, Texas. The vendors for the remaining logic components are indicated at the base of Table 14.
The delay lines DLY125T, 150%, 200T and 6040 were specially designed by Honeywell for implementation into the ISL unit, and are fully disclosed in the following ~147419 publieations available to the publie:
1. Doeument No. 11040109, Rev. A
2. Specifieation No. 60067122, Rev. A.
3. Speeification No. 04550072, Rev. C
4. Specifieation No. 04550075, Rev. C
5. Specifieation No. 04550079, Rev. B
6. Speeifieation No. 04550081, Rev. B

llq74i9 Generic Name Model or Order No. Drawing Ref. No.
*lTransceiver 26S10 14B 263 *2PROM 5603A 14K 399 5 Hex Schmitt-Trigger Inverter 7414 14X 261 4-line to 16-line decoders/demulti-plexers 74154 14K 397 10 4-bit D-type registers 74173 14K 400 Hex D-type flip-flops 74174 14G 515 Dual Monostable multivibrators 74221 14Y 611 15 Octal D-type flip-flops 74273 14G 523 Dual 4-input positive NAND gate with open-collector outputs 74H21 14V 583 20 Quadruple 2-input positive NAND gates 74LS00 14R 622 Quadruple 2-input positive NOR gates 74LS02 14N 482 Hex inverters 74LS04 140 408 25 Quadruple 2-input positive AND gate 74LS08 14H 606 Triple 3-input positive NAND gate 74LS10 14G 465 Quad D-type flip-flops 74LS175 14P 568 30 Synchronous up/down counters (binary with clear) 74LS193 14X 636 Dual 4-input positive NAND gates 74LS20 14X 607 35 Dual 4-input positive AND gates 74LS21 14X 634 Quad data selectors/
multiplexers 74LS258 14J 436 1~9.7~19 Generic Name Model or Order No. Drawing Ref. No.
Quad 2-input ~ulti-plexers with storage 74LS298 14G 526 AND-OR Invert Gates 74LS51 14I 570 5 4 by 4 register files 74LS670 140 365 Dual D-type positive edge triggered flip-flops with preset and clear 74LS74 14N 487 Quadruple 2-input positive NAND gates 74S00 140 476 Quadruple 2-input positive NOR gates 74S02 14D 292 Hex inverters 74S04 14B 241 Quadruple 2-input positive AND gates 74S08 140 409 Triple 3-input positive NAND gates 74S10 140 411 Dual J-K negative edge 20 triggered flip-flops with present and clear 74S112 14D 534 Triple 3-input positive AND gates 74S11 14D 256 13 input positive 25 NAND gates 74S133 14D 520 Dual 4-input positive NAND 50-ohm line drivers 74S140 14I 216 Dual 4-line to l-line data selectors/multi-plexers 74S153 14N 396 Quad 2 to 1 line data selectors/multiplexers (non inverted data 35 outputs) 74S157 14E 159 Quad D-type flip-flops 74S175 14K 418 ~147419 Generic Name Model or Order No Drawin Ref No g Dual 4-input positive NAND gates 74S20 14V 645 Dual S-input positive NOR gates 74S260 14H 130 Quadruple 2-input positive OR gates 74S32 14G 513 Octal D-type latches 74S373 140 367 And-OR-Invert Gates 74S51 14I 281 4-2-3-2 input and-or invert gates 74S64 14D 278 Dual D-type positive-edge-triggered flip-flops with preset and clear 74S74 14H 433 Quadruple 2-input exclusive OR gates 74S86 14~ 251 *3 Parity generator 86S62 14B 232 *4 1024 address random 20 access memory 93425A 14R 276 *5 Comparator 93S47 14P 384 *6 Delay line 125 ns DLY125T 14V 374 *6 Delay line 150 ns DLY150T 14I 358 *6 Delay line 200 ns DLY200T 14L 467 25 *6 Delay line 40 ns DLY6040 14D 255 Manufacturers:
*l ~ Advanced Micro Devices, Sunnyvale, California *2 ~ Intersil, Sunnyvale, California *3 - Signetics, Sunnyvale, California *4 - Fairchild, Mountain View, California *5 - Fairchild, Mountain View, California 114~

The invention may be embodied in other specific forms without depart-ing from the spirit or essential characteristics thereof. The present embodi-ments are therefore to be considered in all respects as illustrated and not re-strictive, with the scope of the invention being indicated by the appended claims rather than by the foregoing description. All changes which come within the meaning and range of equivalency of the claims are therefore intended to be embraced therein.

DEMANDES OU BREVETS VOLUMINEUX

LA PRÉSENTE PARTIE DE CETTE DEMANDE OU CE BREVET
COMPREND PLUS D'UN TOME.

CECI EST LE TOME I DE ~

NOTE: Pour les tomes additionela, veuillez contacter le Bureau canadien des brevet~

//~

JUMBO APPLICATIONS/PATENTS

THIS SECTION OF THE APPLICATION/PATENT CONTAINS MORE
THAN ONE VOLUME

NOTE: For addltlonal volume~ please contact the Canadian Patent Office

Claims

THE EMBODIMENTS OF THE INVENTION IN WHICH AN EXCLUSIVE
PROPERTY OR PRIVILEGE IS CLAIMED ARE D FINED AS FOLLOWS:

1. Intersystem link (ISL) unit architecture wherein an ISL unit may be selectively reconfigured to accommodate information transfers between a local communication bus, and any data processing unit including memory units, peripheral control units, central processing units and ISL units in electrical communication with any of plural communication busses in a data processing system wherein each of said plural communication busses are in electrical communication with an ISL unit and ISL units are in electrical communication in pairs, which comprises:
(a) cycle control logic means responsive to communication bus requests and to an output control command from a CPU in electrical communi-cation with one of said plural communication busses for transitioning an addressed ISL unit between an on-line logic state and a stop logic state wherein said addressed ISL unit may respond to pending communication bus re-quests while inhibiting further communication bus requests;
(b) programmable memory means in electrical communication with said one of said plural communication busses and having memory cell locations for storing binary coded information received from any one of said plural communication busses for accommodating information transfers between said plural communication busses; and (c) configuration control logic means responsive to said cycle control logic means for altering binary coded information stored in selected ones of said memory cell locations of said programmable memory means in accordance with configuration data received from said CPU, thereby providing a dynamic reassignment of data processing system resources between said plural communication busses.