AU3437293A - Digital signal processor architecture - Google Patents

Digital signal processor architecture

Info

Publication number
AU3437293A
AU3437293A AU34372/93A AU3437293A AU3437293A AU 3437293 A AU3437293 A AU 3437293A AU 34372/93 A AU34372/93 A AU 34372/93A AU 3437293 A AU3437293 A AU 3437293A AU 3437293 A AU3437293 A AU 3437293A
Authority
AU
Australia
Prior art keywords
digital signal
signal processor
processor architecture
architecture
digital
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
AU34372/93A
Inventor
Donald M. Gray Iii
David L. Needle
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
3DO Co
Original Assignee
3DO Co
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 3DO Co filed Critical 3DO Co
Publication of AU3437293A publication Critical patent/AU3437293A/en
Abandoned legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/32Address formation of the next instruction, e.g. by incrementing the instruction counter
    • G06F9/322Address formation of the next instruction, e.g. by incrementing the instruction counter for non-sequential address
    • G06F9/325Address formation of the next instruction, e.g. by incrementing the instruction counter for non-sequential address for loops, e.g. loop detection or loop counter
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F17/00Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/10Complex mathematical operations
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38Concurrent instruction execution, e.g. pipeline, look ahead
AU34372/93A 1993-01-06 1993-01-06 Digital signal processor architecture Abandoned AU3437293A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/US1993/000119 WO1994016383A1 (en) 1993-01-06 1993-01-06 Digital signal processor architecture

Publications (1)

Publication Number Publication Date
AU3437293A true AU3437293A (en) 1994-08-15

Family

ID=22236208

Family Applications (1)

Application Number Title Priority Date Filing Date
AU34372/93A Abandoned AU3437293A (en) 1993-01-06 1993-01-06 Digital signal processor architecture

Country Status (2)

Country Link
AU (1) AU3437293A (en)
WO (1) WO1994016383A1 (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5822609A (en) * 1995-06-22 1998-10-13 International Business Machines Corporation Processing circuit for performing a convolution computation
WO2000011547A1 (en) * 1998-08-21 2000-03-02 California Institute Of Technology Processing element with special application for branch functions

Family Cites Families (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3713108A (en) * 1971-03-25 1973-01-23 Ibm Branch control for a digital machine
US4210960A (en) * 1977-09-02 1980-07-01 Sperry Corporation Digital computer with overlapped operation utilizing conditional control to minimize time losses
GB1543515A (en) * 1978-01-16 1979-04-04 Sojuz Kt Bjuro P Schetnykh Mas Statistical data processing digital computer
US4338661A (en) * 1979-05-21 1982-07-06 Motorola, Inc. Conditional branch unit for microprogrammed data processor
US4428022A (en) * 1980-04-15 1984-01-24 Westinghouse Electric Corp. Circuit interrupter with digital trip unit and automatic reset
GB2075729B (en) * 1980-05-12 1984-08-08 Suwa Seikosha Kk Microprogramm control circuit
US4393443A (en) * 1980-05-20 1983-07-12 Tektronix, Inc. Memory mapping system
US4400794A (en) * 1981-11-17 1983-08-23 Burroughs Corporation Memory mapping unit
JPS6043751A (en) * 1983-08-18 1985-03-08 Hitachi Ltd Information processor
US4785393A (en) * 1984-07-09 1988-11-15 Advanced Micro Devices, Inc. 32-Bit extended function arithmetic-logic unit on a single chip
CA1250667A (en) * 1985-04-15 1989-02-28 Larry D. Larsen Branch control in a three phase pipelined signal processor
GB2177241B (en) * 1985-07-05 1989-07-19 Motorola Inc Watchdog timer
EP0221577B1 (en) * 1985-11-08 1996-01-17 Nec Corporation Microprogram control unit
US4835738A (en) * 1986-03-31 1989-05-30 Texas Instruments Incorporated Register stack for a bit slice processor microsequencer
US5091846A (en) * 1986-10-03 1992-02-25 Intergraph Corporation Cache providing caching/non-caching write-through and copyback modes for virtual addresses and including bus snooping to maintain coherency
US4891787A (en) * 1986-12-17 1990-01-02 Massachusetts Institute Of Technology Parallel processing system with processor array having SIMD/MIMD instruction processing
US4774652A (en) * 1987-02-18 1988-09-27 Apple Computer, Inc. Memory mapping unit for decoding address signals
US4922413A (en) * 1987-03-24 1990-05-01 Center For Innovative Technology Method for concurrent execution of primitive operations by dynamically assigning operations based upon computational marked graph and availability of data
US5136717A (en) * 1988-11-23 1992-08-04 Flavors Technology Inc. Realtime systolic, multiple-instruction, single-data parallel computer system
US5157777A (en) * 1989-12-22 1992-10-20 Intel Corporation Synchronous communication between execution environments in a data processing system employing an object-oriented memory protection mechanism

Also Published As

Publication number Publication date
WO1994016383A1 (en) 1994-07-21

Similar Documents

Publication Publication Date Title
EP0637173A3 (en) Digital signal processor.
AU677813B2 (en) Image signal converter
GB2277655B (en) Digital signal processing system
AU5256996A (en) Multiple digital signal multiplexer
AU633173B2 (en) Signal line
AU4544896A (en) Video signal processing
AU5388990A (en) Television signal processor
GB9311942D0 (en) Digital signal processing
EP0653715A3 (en) Digital signal processor.
EP0661876A3 (en) Digital signal recording.
AU4331589A (en) Digital audio signal processor
AU7964994A (en) Audio signal processor
AU8535691A (en) Video signal processing system architecture
EP0667582A3 (en) Signal processor
AU4383693A (en) Digital transducer system
EP0653848A3 (en) Digital signal processor.
EP0660246A3 (en) Signal processor.
GB2299493B (en) Digital signal processing
AU5795094A (en) Image processor
EP0616464A3 (en) Signal processor.
SG93771A1 (en) Non-linear video signal processor
GB9512565D0 (en) Video signal processor
AU3437293A (en) Digital signal processor architecture
EP0965912A3 (en) Digital signal processor
AU651475B2 (en) Signal processor