AU2003224143A1 - Method of producing a hybrid device and hybrid device - Google Patents

Method of producing a hybrid device and hybrid device

Info

Publication number
AU2003224143A1
AU2003224143A1 AU2003224143A AU2003224143A AU2003224143A1 AU 2003224143 A1 AU2003224143 A1 AU 2003224143A1 AU 2003224143 A AU2003224143 A AU 2003224143A AU 2003224143 A AU2003224143 A AU 2003224143A AU 2003224143 A1 AU2003224143 A1 AU 2003224143A1
Authority
AU
Australia
Prior art keywords
hybrid device
producing
hybrid
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
AU2003224143A
Inventor
Ian Cayrefourcq
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Soitec SA
Original Assignee
Soitec SA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Soitec SA filed Critical Soitec SA
Publication of AU2003224143A1 publication Critical patent/AU2003224143A1/en
Abandoned legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/50Multistep manufacturing processes of assemblies consisting of devices, each device being of a type provided for in group H01L27/00 or H01L29/00
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76Making of isolation regions between components
    • H01L21/762Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/7624Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
    • H01L21/76251Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques
    • H01L21/76254Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques with separation/delamination along an ion implanted layer, e.g. Smart-cut, Unibond
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76Making of isolation regions between components
    • H01L21/762Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/7624Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
    • H01L21/76251Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques
    • H01L21/76256Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques using silicon etch back techniques, e.g. BESOI, ELTRAN
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76Making of isolation regions between components
    • H01L21/762Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/7624Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
    • H01L21/76251Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques
    • H01L21/76259Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques with separation/delamination along a porous layer
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/0002Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Element Separation (AREA)
  • Thin Film Transistor (AREA)
AU2003224143A 2003-04-10 2003-04-10 Method of producing a hybrid device and hybrid device Abandoned AU2003224143A1 (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/EP2003/004696 WO2004090958A1 (en) 2003-04-10 2003-04-10 Method of producing a hybrid device and hybrid device

Publications (1)

Publication Number Publication Date
AU2003224143A1 true AU2003224143A1 (en) 2004-11-01

Family

ID=33154994

Family Applications (1)

Application Number Title Priority Date Filing Date
AU2003224143A Abandoned AU2003224143A1 (en) 2003-04-10 2003-04-10 Method of producing a hybrid device and hybrid device

Country Status (2)

Country Link
AU (1) AU2003224143A1 (en)
WO (1) WO2004090958A1 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2913815A1 (en) * 2007-06-06 2008-09-19 Soitec Silicon On Insulator Hybrid substrate manufacturing method for telecommunication network, involves forming dielectric/polymer layer on structure, assembling layer with support substrates, and eliminating initial substrate until buried layer is eliminated

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2681472B1 (en) * 1991-09-18 1993-10-29 Commissariat Energie Atomique PROCESS FOR PRODUCING THIN FILMS OF SEMICONDUCTOR MATERIAL.
US5578162A (en) * 1993-06-25 1996-11-26 Lucent Technologies Inc. Integrated composite semiconductor devices and method for manufacture thereof
US5940683A (en) * 1996-01-18 1999-08-17 Motorola, Inc. LED display packaging with substrate removal and method of fabrication
US5760479A (en) * 1996-02-29 1998-06-02 Texas Instruments Incorporated Flip-chip die attachment for a high temperature die to substrate bond
ATE261612T1 (en) * 1996-12-18 2004-03-15 Canon Kk METHOD FOR PRODUCING A SEMICONDUCTOR ARTICLE USING A SUBSTRATE HAVING A POROUS SEMICONDUCTOR LAYER
EP0886306A1 (en) * 1997-06-16 1998-12-23 IMEC vzw Low temperature adhesion bonding method for composite substrates
WO2001006546A2 (en) * 1999-07-16 2001-01-25 Massachusetts Institute Of Technology Silicon on iii-v semiconductor bonding for monolithic optoelectronic integration

Also Published As

Publication number Publication date
WO2004090958A1 (en) 2004-10-21

Similar Documents

Publication Publication Date Title
AU2003297484A1 (en) Apparatus and method for making a forming structure
AU2003302063A1 (en) Standard model creating device and standard model creating method
AU2003243069A1 (en) A navigation method and apparatus
AU2002244845A1 (en) Method and apparatus to create a sound field
AU2003901971A0 (en) A fixation device and method of fixation
AU2002950739A0 (en) A resonant cavity enhanced device and a method for fabricating same
AU2003225767A1 (en) Method of producing a shaped tampon
AU2003221964A1 (en) Biomolecule diagnostic devices and method for producing biomolecule diagnostic devices
AU2002257508A1 (en) A device for producing negatively charged nanoparticles and a method for the same
AU2003232177A1 (en) Hearing aid or similar audio device and method for producing a hearing aid
AU2003267078A1 (en) Method of searching-by-number and device including a search-by-number feature
AU2003281530A1 (en) METHOD FOR PRODUCING Si
AU2003299494A1 (en) Method of making a nanoscale electronic device
AU2003269667A1 (en) Method for producing semi-conducting devices and devices obtained with this method
AU2002236110A1 (en) Method and device for producing a shaped body
AU2003273136A1 (en) Functional optical devices and methods for producing them
AU2003208033A1 (en) Device for producing inductively coupled plasma and method thereof
AU2003221963A1 (en) Biomolecule diagnostic devices and method for producing biomolecule diagnostic devices
AU2003247292A1 (en) Method and device for producing hollow bodies
AU2003229970A1 (en) Rotomoulding polyethylene and method for producing said rotomoulding polyethylene
AU2003269351A1 (en) Method for manufacturing a micro-electromechanical device and micro-electromechanical device obtained therewith
AU2003237758A1 (en) Method and device for producing biogas
AU2003212222A1 (en) Method and device for producing an aerosol
AU2003224143A1 (en) Method of producing a hybrid device and hybrid device
AU2003210095A1 (en) Method for manufacturing a photonic device and a photonic device

Legal Events

Date Code Title Description
MK6 Application lapsed section 142(2)(f)/reg. 8.3(3) - pct applic. not entering national phase