WO2020010864A1 - 异常关机时的数据存储方法、系统、装置及可读存储介质 - Google Patents

异常关机时的数据存储方法、系统、装置及可读存储介质 Download PDF

Info

Publication number
WO2020010864A1
WO2020010864A1 PCT/CN2019/077406 CN2019077406W WO2020010864A1 WO 2020010864 A1 WO2020010864 A1 WO 2020010864A1 CN 2019077406 W CN2019077406 W CN 2019077406W WO 2020010864 A1 WO2020010864 A1 WO 2020010864A1
Authority
WO
WIPO (PCT)
Prior art keywords
data storage
signal
adr
shutdown
function
Prior art date
Application number
PCT/CN2019/077406
Other languages
English (en)
French (fr)
Inventor
陈占良
Original Assignee
浪潮电子信息产业股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 浪潮电子信息产业股份有限公司 filed Critical 浪潮电子信息产业股份有限公司
Publication of WO2020010864A1 publication Critical patent/WO2020010864A1/zh

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
    • G06F11/0793—Remedial or corrective actions
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/0796—Safety measures, i.e. ensuring safe condition in the event of error, e.g. for controlling element

Definitions

  • the invention relates to the field of CPLD logic design, in particular to a data storage method, system, device and readable storage medium during abnormal shutdown.
  • the server motherboard will trigger the ADR (Asynchronous DRAM Refresh) function to store the important operating information inside the CPU in Dual-Inline-Memory-Modules (DIMM) Memory module) to avoid data loss.
  • ADR Asynchronous DRAM Refresh
  • the monitoring AC or power or global reset signal proposed by Intel is usually used to trigger the ADR function to save important data inside the CPU when abnormal conditions occur.
  • this solution does not take into account all possible situations. In some cases of abnormal shutdown that cannot be detected with AC power or global reset, the data inside the CPU still cannot be saved.
  • the object of the present invention is to provide a data storage method, system, device and readable storage medium during abnormal shutdown so as to store important data during abnormal shutdown to ensure that data is not lost.
  • the specific scheme is as follows:
  • a data storage method during abnormal shutdown includes:
  • the status signals include plate temperature signals and / or voltage signals and / or power signals;
  • thermotrip # function is performed for a shutdown operation.
  • the plate temperature signal is specifically a temperature signal of a CPU and / or a DIMM.
  • the voltage signal is a Power Good signal.
  • the power signal is a power button signal.
  • the process of performing the ADR function for data storage specifically includes:
  • the method further includes:
  • An ADR completion signal is returned through the PCH.
  • thermotrip # function when the data storage is completed, a process of performing a thermotrip # function to perform a shutdown operation specifically includes:
  • thermotrip # trigger signal Sending a thermotrip # trigger signal to the PCH, and performing a shutdown operation through the PCH.
  • the present invention also discloses a data storage system during abnormal shutdown, including:
  • a monitoring module for monitoring a status signal wherein the status signal includes a plate temperature signal and / or a voltage signal and / or a power signal;
  • a storage module configured to execute an ADR function for data storage when the status signal is abnormal
  • the shutdown module is configured to perform a thermotrip # function to perform a shutdown operation when the data storage is completed.
  • the present invention also discloses a data storage device during abnormal shutdown, including:
  • a processor configured to implement the steps of the data storage method during abnormal shutdown as described above when the computer program is executed.
  • the present invention also discloses a readable storage medium having a computer program stored thereon.
  • the computer program is executed by a processor, the steps of the data storage method during abnormal shutdown as described above are implemented. .
  • the invention discloses a data storage method during abnormal shutdown, including: monitoring a status signal; wherein the status signal includes a plate temperature signal and / or a voltage signal and / or a power signal; when the status signal is abnormal, the execution is performed
  • the ADR function performs data storage; when the data storage is completed, the thermotrip # function is performed for shutdown operation.
  • the present invention monitors a variety of status signals such as plate temperature signals, voltage signals, and power signals. When these status signals are abnormal, the ADR function is first triggered to store data before shutting down.
  • FIG. 1 is a flowchart of steps in a data storage method during abnormal shutdown according to an embodiment of the present invention
  • FIG. 2 is a signal transmission diagram during abnormal shutdown in the prior art
  • FIG. 3 is a signal transmission diagram during abnormal shutdown according to an embodiment of the present invention.
  • FIG. 4 is a structural distribution diagram of a data storage system during an abnormal shutdown according to an embodiment of the present invention.
  • FIG. 5 is a structural distribution diagram of a data storage device during an abnormal shutdown according to an embodiment of the present invention.
  • the server During the operation of the server, there will be a large amount of important data for calculation.
  • the server When the server is normally shut down, the server will actively save relevant information.
  • the server motherboard In the case of abnormal AC power failure, the server motherboard will trigger the ADR function to store important calculation information inside the CPU in NVDIMM, thereby avoiding data loss.
  • the monitoring AC or power or global reset signal proposed by Intel is usually used to trigger the ADR function to save important data inside the CPU when abnormal conditions occur.
  • this solution does not take into account all possible situations. In some cases of abnormal shutdown that cannot be detected with AC power or global reset, the data inside the CPU still cannot be saved.
  • the present invention monitors a variety of status signals such as plate temperature signals, voltage signals, and power signals. When these status signals are abnormal, the ADR function is first triggered to store data before shutting down. Some abnormal shutdown situations in the prior art cannot guarantee data security, and the present invention can ensure that multiple abnormal shutdown situations store data in time, and system data is more secure and stable.
  • An embodiment of the present invention discloses a data storage method during abnormal shutdown, as shown in FIG. 1, including:
  • S1 monitoring status signal; wherein the status signal includes a plate temperature signal and / or a voltage signal and / or a power signal;
  • the plate temperature signal, voltage signal, and power signal cannot trigger the ADR function to save data.
  • only AC power and global reset can trigger the ADR function.
  • thermotrip # function is executed to perform a shutdown operation.
  • the existing logic design when the above-mentioned status signal is detected, the existing logic design will directly trigger the shutdown action, and the internal data during the CPU operation will not be saved, leading to the loss of important data.
  • the abnormal temperature signal of the plate as an example, as shown in Figure 2, when the CPLD detects that the CPU or DIMM has overheated, it will directly trigger the PCH's thermotrip #, which will cause the motherboard to shut down directly.
  • the logic related to abnormal shutdown is modified, so that when the system detects that the status signal is abnormal, the data is stored and then shut down to ensure the security of the data when the CPU is running.
  • the data storage method in this embodiment is generally implemented by a combination of CPLD, PCH, and CPU.
  • the main monitoring status signals and logic design are performed by CPLD, and the data storage and shutdown operations are performed by PCH and CPU.
  • An embodiment of the present invention discloses a data storage method during abnormal shutdown, including: monitoring a status signal; wherein the status signal includes a plate temperature signal and / or a voltage signal and / or a power signal; when the status signal is abnormal , Execute the ADR function for data storage; when the data storage is completed, execute the thermotrip # function for shutdown operation.
  • the present invention monitors a variety of status signals such as plate temperature signals, voltage signals, and power signals. When these status signals are abnormal, the ADR function is first triggered to store data before shutting down.
  • the embodiment of the present invention discloses a specific data storage method during abnormal shutdown. Compared with the previous embodiment, this embodiment further describes and optimizes the technical solution. See Figure 3:
  • the process of performing the ADR function for data storage described in step S2 specifically includes:
  • the ADR trigger signal also called the ADR_trigger signal
  • the PCH will perform the ADR function to store the data running in the CPU.
  • This signal sending step can be regarded as being completed by the logic function module ADR in the CPLD.
  • the method further includes:
  • An ADR completion signal is returned through the PCH.
  • ADR completion signal is also called the ADR_complete signal.
  • thermotrip # function when the data storage is completed and the thermotrip # function is performed to perform the shutdown operation as described in step S3, the process specifically includes:
  • thermotrip # trigger signal Sending a thermotrip # trigger signal to the PCH, and performing a shutdown operation through the PCH.
  • thermotrip # function in the CPLD.
  • FIG. 3 is a signal transmission diagram using plate temperature signals as an example.
  • the plate temperature signal is specifically a temperature signal of a CPU and / or a DIMM.
  • the voltage signal is specifically a Power Good signal, and an abnormality of the signal indicates an abnormal voltage;
  • the power signal is specifically a power button signal, and the abnormality of the signal indicates a forced shutdown of the system.
  • the specific signal transmission process is similar to the plate temperature signal, please refer to FIG. 3.
  • an embodiment of the present invention also discloses a data storage system during abnormal shutdown, as shown in FIG. 4, including:
  • the monitoring module 01 is configured to monitor a status signal, wherein the status signal includes a plate temperature signal and / or a voltage signal and / or a power signal;
  • a storage module 02 configured to execute an ADR function for data storage when the status signal is abnormal
  • the shutdown module 03 is configured to perform a thermotrip # function to perform a shutdown operation when the data storage is completed.
  • the embodiment of the present invention monitors a variety of status signals such as a plate temperature signal, a voltage signal, and a power supply signal.
  • status signals such as a plate temperature signal, a voltage signal, and a power supply signal.
  • the ADR function is first triggered to store data and then perform a shutdown operation.
  • Some abnormal shutdown situations in the prior art cannot guarantee data security, but the present invention can ensure multiple abnormal shutdown situations to store data in a timely manner, further improve the scope of ADR function definition, expand the application scenarios of ADR protection data, and make system data more secure and stable.
  • the plate temperature signal is specifically a temperature signal of a CPU and / or a DIMM.
  • the voltage signal is specifically a Power Good signal.
  • the power signal is a power button signal.
  • the storage module 02 is specifically configured to send an ADR trigger signal to a PCH, and perform the ADR function through the PCH for data storage.
  • the storage module 02 is further configured to return an ADR completion signal through the PCH.
  • the shutdown module 03 is specifically configured to determine that the data storage is completed when the ADR completion signal is received; send a thermotrip # trigger signal to the PCH to perform a shutdown operation through the PCH.
  • An embodiment of the present application also discloses a data storage device during abnormal shutdown.
  • the data storage device includes a processor 11 and a memory 12.
  • the process 11 executes a computer program stored in the memory 12, the following is implemented: step:
  • the status signals include plate temperature signals and / or voltage signals and / or power signals;
  • thermotrip # function is performed for a shutdown operation.
  • the embodiment of the present invention monitors a variety of status signals such as a plate temperature signal, a voltage signal, and a power supply signal.
  • status signals such as a plate temperature signal, a voltage signal, and a power supply signal.
  • the ADR function is first triggered to store data and then perform a shutdown operation.
  • Some abnormal shutdown situations in the prior art cannot guarantee data security, but the present invention can ensure multiple abnormal shutdown situations to store data in a timely manner, further improve the scope of ADR function definition, expand the application scenarios of ADR protection data, and make system data more secure and stable.
  • the plate temperature signal is specifically a temperature signal of a CPU and / or a DIMM.
  • the voltage signal is specifically a Power Good signal.
  • the power signal is a power button signal.
  • the processor 11 executes a computer subroutine stored in the memory 12, the following steps may be specifically implemented: sending an ADR trigger signal to a PCH, and performing the ADR function to perform data through the PCH storage.
  • an ADR completion signal is returned through the PCH.
  • the processor 11 executes a computer subprogram stored in the memory 12, the following steps may be specifically implemented: when the ADR completion signal is received, it is determined to complete the data storage; The PCH sends a thermotrip # trigger signal to perform a shutdown operation through the PCH.
  • the data storage device during abnormal shutdown in this embodiment may further include:
  • the input interface 13 is used to obtain a computer program imported from the outside, and the obtained computer program is stored in the memory 12, and can also be used to obtain various instructions and parameters transmitted by an external terminal device, and transmit the instructions to the processor 11. So that the processor 11 uses the above-mentioned various instructions and parameters to perform corresponding processing.
  • the input interface 13 may specifically include, but is not limited to, a USB interface, a serial interface, a voice input interface, a fingerprint input interface, a hard disk read interface, and the like.
  • the output interface 14 is configured to output various data generated by the processor 11 to a terminal device connected thereto, so that other terminal devices connected to the output interface 14 can obtain various data generated by the processor 11.
  • the output interface 14 may specifically include, but is not limited to, a USB interface, a serial interface, and the like.
  • the communication unit 15 is configured to establish a remote communication connection between the data storage device and an external server, so that the data storage device can mount the image file to the external server.
  • the communication unit 15 may specifically include, but is not limited to, a remote communication unit based on a wireless communication technology or a wired communication technology.
  • an embodiment of the present application further discloses a computer-readable storage medium.
  • the computer-readable storage medium referred to herein includes a random access memory (RAM), a memory, a read-only memory (ROM), an electrically programmable ROM, and an electrically accessible storage medium. Erase a programmable ROM, register, hard disk, removable hard disk, CD-ROM, or any other form of storage medium known in the art.
  • a computer program is stored in a computer-readable storage medium, and when the computer program is executed by a processor, the following steps are implemented:
  • the status signals include plate temperature signals and / or voltage signals and / or power signals;
  • thermotrip # function is performed for a shutdown operation.
  • the present invention monitors a variety of status signals such as plate temperature signals, voltage signals, and power signals. When these status signals are abnormal, the ADR function is first triggered to store data before shutting down. Some abnormal shutdown situations in the prior art cannot guarantee data security, but the present invention can ensure multiple abnormal shutdown situations to store data in a timely manner, further improve the scope of ADR function definition, expand the application scenarios of ADR protection data, and make system data more secure and stable.
  • the plate temperature signal is specifically a temperature signal of a CPU and / or a DIMM.
  • the voltage signal is specifically a Power Good signal.
  • the power signal is a power button signal.
  • a computer subprogram stored in the computer-readable storage medium when executed by a processor, the following steps may be specifically implemented: sending an ADR trigger signal to a PCH, and performing the ADR function through the PCH data storage.
  • an ADR completion signal is returned through the PCH.
  • a computer subprogram stored in the computer-readable storage medium when executed by a processor, the following steps may be specifically implemented: when the ADR completion signal is received, it is determined to complete the data storage; The PCH sends a thermotrip # trigger signal to perform a shutdown operation through the PCH.
  • the storage unit described in all the embodiments of the present invention includes: a read-only memory, a random access memory, a magnetic disk, or the like.

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Power Sources (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Retry When Errors Occur (AREA)

Abstract

一种异常关机时的数据存储方法、系统、设备及可读存储介质，包括：监测状态信号；其中，所述状态信号包括板块温度信号和/或电压信号和/或电源信号；当所述状态信号发生异常，执行ADR功能进行数据存储；当完成所述数据存储，执行thermtrip#功能进行关机操作。本申请监测了多种状态信号例如板块温度信号、电压信号和电源信号，在这些状态信号发生异常的情况下先触发ADR功能对数据存储后再进行关机操作。现有技术中一些异常关机情况无法保证数据安全，而本申请能够保证多种异常关机情况及时存储数据，提高ADR的功能定义范围，扩大ADR保护数据的应用场景。

Description

异常关机时的数据存储方法、系统、装置及可读存储介质
本申请要求于2018年07月10日提交中国专利局、申请号为201810751755.3、发明名称为“异常关机时的数据存储方法、系统、装置及可读存储介质”的中国专利申请的优先权，其全部内容通过引用结合在本申请中。
技术领域
本发明涉及CPLD逻辑设计领域，特别涉及一种异常关机时的数据存储方法、系统、装置及可读存储介质。
背景技术
服务器在运行中，会有大量的重要数据进行运算，在服务器正常关机的情况下，服务器会主动保存相关的信息。在异常AC掉电的情况下，服务器主板会触发ADR(Asynchronous DRAM Refresh，异步DRAM刷新)功能，将CPU内部重要的运算信息存储在DIMM(Dual-Inline-Memory-Modules，即双列直插式存储模块)中，从而避免数据的丢失。
具体在触发ADR功能时，通常采用Intel提出的监测AC power或global reset信号来触发ADR功能，以在出现异常情况时对CPU内部的重要数据进行保存。但这种方案并未考虑到所有的可能情况，在一些与AC power或global reset检测不到的异常关机的情况下，CPU内部的数据依然无法保存。
发明内容
有鉴于此，本发明的目的在于提供一种异常关机时的数据存储方法、系统、装置及可读存储介质，以便在异常关机的时候对重要的数据进行存储，保证数据不丢失。其具体方案如下：
一种异常关机时的数据存储方法，包括：
监测状态信号；其中，所述状态信号包括板块温度信号和/或电压信号和/或电源信号；
当所述状态信号发生异常，执行ADR功能进行数据存储；
当完成所述数据存储，执行thermtrip#功能进行关机操作。
优选的，所述板块温度信号具体为CPU和/或DIMM的温度信号。
优选的，所述电压信号具体为Power Good信号。
优选的，所述电源信号具体为power button信号。
优选的，所述执行ADR功能进行数据存储的过程，具体包括：
向PCH发送ADR触发信号，通过所述PCH执行所述ADR功能进行数据存储。
优选的，所述执行ADR功能进行数据存储之后，还包括：
通过所述PCH返回ADR完成信号。
优选的，所述当完成所述数据存储，执行thermtrip#功能进行关机操作的过程，具体包括：
当收到所述ADR完成信号，判定完成所述数据存储；
向所述PCH发送thermtrip#触发信号，通过所述PCH进行关机操作。
相应的，本发明还公开了一种异常关机时的数据存储系统，包括：
监测模块，用于监测状态信号；其中，所述状态信号包括板块温度信号和/或电压信号和/或电源信号；
存储模块，用于当所述状态信号发生异常，执行ADR功能进行数据存储；
关机模块，用于当完成所述数据存储，执行thermtrip#功能进行关机操作。
相应的，本发明还公开了一种异常关机时的数据存储装置，包括：
存储器，用于存储计算机程序；
处理器，用于执行所述计算机程序时实现如上文所述异常关机时的数据存储方法的步骤。
相应的，本发明还公开了一种可读存储介质，所述可读存储介质上存储有计算机程序，所述计算机程序被处理器执行时实现如上文所述异常关 机时的数据存储方法的步骤。
本发明公开了一种异常关机时的数据存储方法，包括：监测状态信号；其中，所述状态信号包括板块温度信号和/或电压信号和/或电源信号；当所述状态信号发生异常，执行ADR功能进行数据存储；当完成所述数据存储，执行thermtrip#功能进行关机操作。本发明监测了多种状态信号例如板块温度信号、电压信号和电源信号，在这些状态信号发生异常的情况下先触发ADR功能对数据存储后再进行关机操作。现有技术中一些异常关机情况无法保证数据安全，而本发明能够保证多种异常关机情况及时存储数据，进一步提高ADR的功能定义范围，扩大ADR保护数据的应用场景，系统数据更加安全稳定。
附图说明
图1为本发明实施例中一种异常关机时的数据存储方法的步骤流程图；
图2为现有技术中一种异常关机时的信号传输图；
图3为本发明实施例中一种异常关机时的信号传输图；
图4为本发明实施例中一种异常关机时的数据存储系统的结构分布图；
图5为本发明实施例中一种异常关机时的数据存储装置的结构分布图。
具体实施方式
下面将结合本发明中的说明书附图，对发明中的技术方案进行清楚、完整地描述，显然，所描述的实施例仅仅是本发明一部分实施例，而不是全部的实施例。基于本发明中的实施例，本领域普通技术人员在没有做出创造性劳动前提下所获得的所有其他实施例，都属于本发明保护的范围。
实施例一
服务器在运行中，会有大量的重要数据进行运算，在服务器正常关机 的情况下，服务器会主动保存相关的信息。在异常AC掉电的情况下，服务器主板会触发ADR功能，将CPU内部重要的运算信息存储在NVDIMM中，从而避免数据的丢失。
具体在触发ADR功能时，通常采用Intel提出的监测AC power或global reset信号来触发ADR功能，以在出现异常情况时对CPU内部的重要数据进行保存。但这种方案并未考虑到所有的可能情况，在一些与AC power或global reset检测不到的异常关机的情况下，CPU内部的数据依然无法保存。
本发明监测了多种状态信号例如板块温度信号、电压信号和电源信号，在这些状态信号发生异常的情况下先触发ADR功能对数据存储后再进行关机操作。现有技术中一些异常关机情况无法保证数据安全，而本发明能够保证多种异常关机情况及时存储数据，系统数据更加安全稳定。
本发明实施例公开了一种异常关机时的数据存储方法，参见图1所示，包括：
S1：监测状态信号；其中，所述状态信号包括板块温度信号和/或电压信号和/或电源信号；
可以理解的是，现有技术中板块温度信号、电压信号、电源信号不能触发ADR功能来保存数据，现有技术中能触发ADR功能的只有AC power以及global reset。
S2：当所述状态信号发生异常，执行ADR功能进行数据存储；
S3：当完成所述数据存储，执行thermtrip#功能进行关机操作。
在现有技术中，监测到如上状态信号时，现有的逻辑设计会直接触发关机动作，CPU运行时内部的数据并不会被保存下来，从而导致重要数据丢失。以板块温度信号异常为例，参见图2所示，当CPLD检测到CPU或DIMM发生过热，会直接触发PCH的thermtrip#，从而导致主板的直接关机。本实施例修改了异常关机的相关逻辑，使得系统在监测到状态信号异常的时候先对数据进行存储再关机，保证了CPU运行时数据的安全性。
实际上，本实施例中的数据存储方法一般由CPLD、PCH以及CPU结合执行，主要的监测状态信号和逻辑设计由CPLD执行，而数据存储和关 机操作由PCH和CPU完成。
本发明实施例公开了一种异常关机时的数据存储方法，包括：监测状态信号；其中，所述状态信号包括板块温度信号和/或电压信号和/或电源信号；当所述状态信号发生异常，执行ADR功能进行数据存储；当完成所述数据存储，执行thermtrip#功能进行关机操作。本发明监测了多种状态信号例如板块温度信号、电压信号和电源信号，在这些状态信号发生异常的情况下先触发ADR功能对数据存储后再进行关机操作。现有技术中一些异常关机情况无法保证数据安全，而本发明能够保证多种异常关机情况及时存储数据，进一步提高ADR的功能定义范围，扩大ADR保护数据的应用场景，系统数据更加安全稳定。
实施例二
本发明实施例公开了一种具体的异常关机时的数据存储方法，相对于上一实施例，本实施例对技术方案作了进一步的说明和优化。具体参见图3：
步骤S2中所述执行ADR功能进行数据存储的过程，具体包括：
向PCH发送ADR触发信号，通过所述PCH执行所述ADR功能进行数据存储。
可以理解的是，ADR触发信号，也称为ADR_trigger信号，由CPLD发送给PCH，PCH会执行ADR功能对CPU中运行的数据存储。这一信号发送步骤可以看做由CPLD中的逻辑功能模块ADR function完成。
进一步，步骤S2中所述执行ADR功能进行数据存储之后，还包括：
通过所述PCH返回ADR完成信号。
可以理解的是，ADR完成信号，也称为ADR_complete信号。
相应的，步骤S3中所述当完成所述数据存储，执行thermtrip#功能进行关机操作的过程，具体包括：
当收到所述ADR完成信号，判定完成所述数据存储；
向所述PCH发送thermtrip#触发信号，通过所述PCH进行关机操作。
相似的，上述两步“收到ADR_complete信号”和“发送thermtrip#触发信号”可以看做由CPLD中的逻辑功能模块thermtrip#function完成。
参见图3所示，图3是以板块温度信号为例的信号传输图。其中，所述板块温度信号具体为CPU和/或DIMM的温度信号。类似的，所述电压信号具体为Power Good信号，该信号异常表示电压异常；所述电源信号具体为power button信号，该信号异常表示系统强制关机。具体的信号传输过程与板块温度信号类似，可以参考图3。
实施例三
相应的，本发明实施例还公开了一种异常关机时的数据存储系统，参见图4所示，包括：
监测模块01，用于监测状态信号；其中，所述状态信号包括板块温度信号和/或电压信号和/或电源信号；
存储模块02，用于当所述状态信号发生异常，执行ADR功能进行数据存储；
关机模块03，用于当完成所述数据存储，执行thermtrip#功能进行关机操作。
本发明实施例监测了多种状态信号例如板块温度信号、电压信号和电源信号，在这些状态信号发生异常的情况下先触发ADR功能对数据存储后再进行关机操作。现有技术中一些异常关机情况无法保证数据安全，而本发明能够保证多种异常关机情况及时存储数据，进一步提高ADR的功能定义范围，扩大ADR保护数据的应用场景，系统数据更加安全稳定。
在一些具体的实施例中，所述板块温度信号具体为CPU和/或DIMM的温度信号。
在一些具体的实施例中，所述电压信号具体为Power Good信号。
在一些具体的实施例中，所述电源信号具体为power button信号。
在一些具体的实施例中，存储模块02具体用于向PCH发送ADR触发信号，通过所述PCH执行所述ADR功能进行数据存储。
在一些具体的实施例中，存储模块02还用于通过所述PCH返回ADR完成信号。
在一些具体的实施例中，关机模块03具体用于当收到所述ADR完成信号，判定完成所述数据存储；向所述PCH发送thermtrip#触发信号，通 过所述PCH进行关机操作。
实施例四
本申请实施例还公开了一种异常关机时的数据存储装置，参见图5所示，包括处理器11和存储器12；其中，所述处理11执行所述存储器12中保存的计算机程序时实现以下步骤：
监测状态信号；其中，所述状态信号包括板块温度信号和/或电压信号和/或电源信号；
当所述状态信号发生异常，执行ADR功能进行数据存储；
当完成所述数据存储，执行thermtrip#功能进行关机操作。
本发明实施例监测了多种状态信号例如板块温度信号、电压信号和电源信号，在这些状态信号发生异常的情况下先触发ADR功能对数据存储后再进行关机操作。现有技术中一些异常关机情况无法保证数据安全，而本发明能够保证多种异常关机情况及时存储数据，进一步提高ADR的功能定义范围，扩大ADR保护数据的应用场景，系统数据更加安全稳定。
在一些具体的实施例中，所述板块温度信号具体为CPU和/或DIMM的温度信号。
在一些具体的实施例中，所述电压信号具体为Power Good信号。
在一些具体的实施例中，所述电源信号具体为power button信号。
在一些具体的实施例中，所述处理器11执行所述存储器12中保存的计算机子程序时，具体可以实现以下步骤：向PCH发送ADR触发信号，通过所述PCH执行所述ADR功能进行数据存储。
在一些具体的实施例中，所述处理器11执行所述存储器12中保存的计算机子程序时，具体还可以实现以下步骤：通过所述PCH返回ADR完成信号。
在一些具体的实施例中，所述处理器11执行所述存储器12中保存的计算机子程序时，具体可以实现以下步骤：当收到所述ADR完成信号，判定完成所述数据存储；向所述PCH发送thermtrip#触发信号，通过所述PCH进行关机操作。
进一步的，本实施例中的异常关机时的数据存储装置，还可以包括：
输入接口13，用于获取外界导入的计算机程序，并将获取到的计算机程序保存至所述存储器12中，还可以用于获取外界终端设备传输的各种指令和参数，并传输至处理器11中，以便处理器11利用上述各种指令和参数展开相应的处理。本实施例中，所述输入接口13具体可以包括但不限于USB接口、串行接口、语音输入接口、指纹输入接口、硬盘读取接口等。
输出接口14，用于将处理器11产生的各种数据输出至与其相连的终端设备，以便于与输出接口14相连的其他终端设备能够获取到处理器11产生的各种数据。本实施例中，所述输出接口14具体可以包括但不限于USB接口、串行接口等。
通讯单元15，用于在数据存储装置和外部服务器之间建立远程通讯连接，以便于数据存储装置能够将镜像文件挂载到外部服务器中。本实施例中，通讯单元15具体可以包括但不限于基于无线通讯技术或有线通讯技术的远程通讯单元。
实施例五
进一步的，本申请实施例还公开了一种计算机可读存储介质，这里所说的计算机可读存储介质包括随机存储器(RAM)、内存、只读存储器(ROM)、电可编程ROM、电可擦除可编程ROM、寄存器、硬盘、可移动硬盘、CD-ROM或技术领域内所公知的任意其他形式的存储介质。计算机可读存储介质中存储有计算机程序，所述计算机程序被处理器执行时实现以下步骤：
监测状态信号；其中，所述状态信号包括板块温度信号和/或电压信号和/或电源信号；
当所述状态信号发生异常，执行ADR功能进行数据存储；
当完成所述数据存储，执行thermtrip#功能进行关机操作。
本发明监测了多种状态信号例如板块温度信号、电压信号和电源信号，在这些状态信号发生异常的情况下先触发ADR功能对数据存储后再进行关机操作。现有技术中一些异常关机情况无法保证数据安全，而本发明能够保证多种异常关机情况及时存储数据，进一步提高ADR的功能定义范围，扩大ADR保护数据的应用场景，系统数据更加安全稳定。
在一些具体的实施例中，所述板块温度信号具体为CPU和/或DIMM的温度信号。
在一些具体的实施例中，所述电压信号具体为Power Good信号。
在一些具体的实施例中，所述电源信号具体为power button信号。
在一些具体的实施例中，所述计算机可读存储介质中存储的计算机子程序被处理器执行时，具体可以实现以下步骤：向PCH发送ADR触发信号，通过所述PCH执行所述ADR功能进行数据存储。
在一些具体的实施例中，所述计算机可读存储介质中存储的计算机子程序被处理器执行时，具体还可以实现以下步骤：通过所述PCH返回ADR完成信号。
在一些具体的实施例中，所述计算机可读存储介质中存储的计算机子程序被处理器执行时，具体可以实现以下步骤：当收到所述ADR完成信号，判定完成所述数据存储；向所述PCH发送thermtrip#触发信号，通过所述PCH进行关机操作。
最后，还需要说明的是，本领域技术人员可以理解上述实施例的各种方法中的全部或者部分步骤是可以通过程序来指令相关的硬件来完成的，该程序可以存储于一计算机可读存储单元中。本发明所述的所有实施例中所述的存储单元包括：只读存储器、随机存储器、磁盘或等等。
在本文中，诸如术语“包括”、“包含”或者其任何其他变体意在涵盖非排他性的包含，从而使得包括一系列要素的过程、方法、物品或者设备不仅包括那些要素，而且还包括没有明确列出的其他要素，或者是还包括为这种过程、方法、物品或者设备所固有的要素。在没有更多限制的情况下，由语句“包括一个……”限定的要素，并不排除在包括所述要素的过程、方法、物品或者设备中还存在另外的相同要素。
本说明书中各个实施例采用递进的方式描述，每个实施例重点说明的都是与其他实施例的不同之处，各个实施例之间相同相似部分互相参见即可。
对所公开的实施例的上述说明，使本领域专业技术人员能够实现或使 用本发明。对这些实施例的多种修改对本领域的专业技术人员来说将是显而易见的，本文中所定义的一般原理可以在不脱离本发明的精神或范围的情况下，在其它实施例中实现。因此，本发明将不会被限制于本文所示的这些实施例，而是要符合与本文所公开的原理和新颖特点相一致的最宽的范围。

Claims (10)

  1. 一种异常关机时的数据存储方法，其特征在于，包括：
    监测状态信号；其中，所述状态信号包括板块温度信号和/或电压信号和/或电源信号；
    当所述状态信号发生异常，执行ADR功能进行数据存储；
    当完成所述数据存储，执行thermtrip#功能进行关机操作。
  2. 根据权利要求1所述数据存储方法，其特征在于，所述板块温度信号具体为CPU和/或DIMM的温度信号。
  3. 根据权利要求2所述数据存储方法，其特征在于，所述电压信号具体为Power Good信号。
  4. 根据权利要求3所述数据存储方法，其特征在于，所述电源信号具体为power button信号。
  5. 根据权利要求1至4任一项所述数据存储方法，其特征在于，所述执行ADR功能进行数据存储的过程，具体包括：
    向PCH发送ADR触发信号，通过所述PCH执行所述ADR功能进行数据存储。
  6. 根据权利要求5所述数据存储方法，其特征在于，所述执行ADR功能进行数据存储之后，还包括：
    通过所述PCH返回ADR完成信号。
  7. 根据权利要求6所述数据存储方法，其特征在于，所述当完成所述数据存储，执行thermtrip#功能进行关机操作的过程，具体包括：
    当收到所述ADR完成信号，判定完成所述数据存储；
    向所述PCH发送thermtrip#触发信号，通过所述PCH进行关机操作。
  8. 一种异常关机时的数据存储系统，其特征在于，包括：
    监测模块，用于监测状态信号；其中，所述状态信号包括板块温度信号和/或电压信号和/或电源信号；
    存储模块，用于当所述状态信号发生异常，执行ADR功能进行数据存储；
    关机模块，用于当完成所述数据存储，执行thermtrip#功能进行关机操 作。
  9. 一种异常关机时的数据存储装置，其特征在于，包括：
    存储器，用于存储计算机程序；
    处理器，用于执行所述计算机程序时实现如权利要求1至7任一项所述异常关机时的数据存储方法的步骤。
  10. 一种可读存储介质，其特征在于，所述可读存储介质上存储有计算机程序，所述计算机程序被处理器执行时实现如权利要求1至7任一项所述异常关机时的数据存储方法的步骤。
PCT/CN2019/077406 2018-07-10 2019-03-08 异常关机时的数据存储方法、系统、装置及可读存储介质 WO2020010864A1 (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201810751755.3 2018-07-10
CN201810751755.3A CN108932174A (zh) 2018-07-10 2018-07-10 异常关机时的数据存储方法、系统、装置及可读存储介质

Publications (1)

Publication Number Publication Date
WO2020010864A1 true WO2020010864A1 (zh) 2020-01-16

Family

ID=64446904

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2019/077406 WO2020010864A1 (zh) 2018-07-10 2019-03-08 异常关机时的数据存储方法、系统、装置及可读存储介质

Country Status (2)

Country Link
CN (1) CN108932174A (zh)
WO (1) WO2020010864A1 (zh)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108932174A (zh) * 2018-07-10 2018-12-04 浪潮电子信息产业股份有限公司 异常关机时的数据存储方法、系统、装置及可读存储介质
CN110018929B (zh) * 2019-04-11 2020-11-10 苏州浪潮智能科技有限公司 一种数据备份方法、装置、设备及存储介质
CN110457147A (zh) * 2019-08-19 2019-11-15 山东超越数控电子股份有限公司 一种系统过热保护机制的实现方法及系统
CN112667588B (zh) * 2019-10-16 2022-12-02 青岛海信移动通信技术股份有限公司 一种智能终端设备及其进行文件系统数据写入的方法

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7251772B2 (en) * 2002-12-12 2007-07-31 Infineon Technologies, Ag Circuit arrangement having a number of integrated circuit components on a carrier substrate and method for testing a circuit arrangement of this type
CN103544080A (zh) * 2013-08-27 2014-01-29 华为技术有限公司 一种数据保护方法、装置及系统
CN107591171A (zh) * 2016-07-08 2018-01-16 美超微电脑股份有限公司 具有非易失性双列直插存储器模块的异步dram刷新的正常关机
CN107807863A (zh) * 2017-10-26 2018-03-16 郑州云海信息技术有限公司 一种在AC掉电后保护CPU Cache数据的方法及系统
CN108932174A (zh) * 2018-07-10 2018-12-04 浪潮电子信息产业股份有限公司 异常关机时的数据存储方法、系统、装置及可读存储介质

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7251772B2 (en) * 2002-12-12 2007-07-31 Infineon Technologies, Ag Circuit arrangement having a number of integrated circuit components on a carrier substrate and method for testing a circuit arrangement of this type
CN103544080A (zh) * 2013-08-27 2014-01-29 华为技术有限公司 一种数据保护方法、装置及系统
CN107591171A (zh) * 2016-07-08 2018-01-16 美超微电脑股份有限公司 具有非易失性双列直插存储器模块的异步dram刷新的正常关机
CN107807863A (zh) * 2017-10-26 2018-03-16 郑州云海信息技术有限公司 一种在AC掉电后保护CPU Cache数据的方法及系统
CN108932174A (zh) * 2018-07-10 2018-12-04 浪潮电子信息产业股份有限公司 异常关机时的数据存储方法、系统、装置及可读存储介质

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
JOFFL6, CPU THERMAL CONTROL OVERTEMP_THERMAL TRIP CIRCUIT -C18, 25 May 2011 (2011-05-25), pages 1 - 5, Retrieved from the Internet <URL:https://wenku.baidu.com/view/d3b2251c650e52ea551898f0.html> *

Also Published As

Publication number Publication date
CN108932174A (zh) 2018-12-04

Similar Documents

Publication Publication Date Title
WO2020010864A1 (zh) 异常关机时的数据存储方法、系统、装置及可读存储介质
CN101989242B (zh) 一种提高soc系统安全的总线监视器及其实现方法
US10042583B2 (en) Device management method, device, and device management controller
US9389942B2 (en) Determine when an error log was created
CN102546224A (zh) 服务器的远程管理系统及方法
US11662803B2 (en) Control method, apparatus, and electronic device
CN105739668A (zh) 一种笔记本电脑的电源管理方法及电源管理系统
CN114327803A (zh) 区块链访问机器学习模型的方法、装置、设备和介质
US20240264914A1 (en) Method and device for recovering self-test exception of server component, system and medium
US20240303382A1 (en) Method, apparatus and system for monitoring i2c, and storage medium
US9734013B2 (en) System and method for providing operating system independent error control in a computing device
US10983825B2 (en) Processing for multiple containers are deployed on the physical machine
CN111913669B (zh) Ssd掉电速度提高方法、装置、计算机设备及存储介质
WO2023024863A1 (zh) 系统芯片和电子设备
CN116339479A (zh) 服务器电源的控制方法及装置、存储介质及电子装置
TWI518680B (zh) 維護電腦系統之檔案系統的方法
CN114189429B (zh) 一种服务器集群故障的监测系统、方法、装置及介质
CN117033084B (zh) 虚拟机备份方法、装置、电子设备及存储介质
CN105988542A (zh) 计算机棒扩充系统以及其电量管理方法
WO2024260013A1 (zh) 内存故障处理方法、装置、计算机设备和存储介质
CN113900855B (zh) 一种交换机异常状态的主动热启动方法、系统及装置
CN107179911A (zh) 一种重启管理引擎的方法和设备
CN112328423A (zh) 一种搜索服务漏洞的处理方法、装置和存储介质
CN114625702A (zh) 数据的存储方法、装置、系统及电子设备
WO2018233118A1 (zh) 一种通信控制方法及电子设备

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 19833094

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 19833094

Country of ref document: EP

Kind code of ref document: A1

32PN Ep: public notification in the ep bulletin as address of the adressee cannot be established

Free format text: NOTING OF LOSS OF RIGHTS PURSUANT TO RULE 112(1) EPC (EPO FORM 1205A DATED 05.07.2021)

122 Ep: pct application non-entry in european phase

Ref document number: 19833094

Country of ref document: EP

Kind code of ref document: A1