WO2019227849A1 - Oled像素驱动电路 - Google Patents

Oled像素驱动电路 Download PDF

Info

Publication number
WO2019227849A1
WO2019227849A1 PCT/CN2018/113281 CN2018113281W WO2019227849A1 WO 2019227849 A1 WO2019227849 A1 WO 2019227849A1 CN 2018113281 W CN2018113281 W CN 2018113281W WO 2019227849 A1 WO2019227849 A1 WO 2019227849A1
Authority
WO
WIPO (PCT)
Prior art keywords
thin film
film transistor
switch
electrically connected
turned
Prior art date
Application number
PCT/CN2018/113281
Other languages
English (en)
French (fr)
Inventor
邝继木
Original Assignee
深圳市华星光电半导体显示技术有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 深圳市华星光电半导体显示技术有限公司 filed Critical 深圳市华星光电半导体显示技术有限公司
Publication of WO2019227849A1 publication Critical patent/WO2019227849A1/zh

Links

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
    • G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]

Definitions

  • the present invention relates to the field of display technology, and in particular, to an OLED pixel driving circuit.
  • OLED display devices have self-emission, low driving voltage, high luminous efficiency, short response time, high definition and contrast, near 180 ° viewing angle, wide operating temperature range, and flexible display and display. Many advantages such as large-area full-color display are recognized by the industry as the most promising display devices.
  • the OLED is a current-driven device.
  • the organic light emitting diode emits light, and the light emission brightness is determined by the current flowing through the organic light emitting diode itself.
  • Most existing integrated circuits Integrated Circuit (IC) only transmits voltage signals, so the pixel driving circuit of the OLED needs to complete the task of converting a voltage signal into a current signal.
  • an existing OLED pixel driving circuit includes a first thin film transistor T10, a second thin film transistor T20, a third thin film transistor T30, a fourth thin film transistor T40, a fifth thin film transistor T50, and a capacitor C10.
  • the common ground voltage OVSS1 is connected; the drain of the fourth thin film transistor T40 is connected to the power supply voltage OVDD1, and the source s is electrically connected to the drain of the fifth thin film transistor T50; the gate of the fifth thin film transistor T50 is connected
  • the light-emitting control signal EM1 is electrically connected to the anode of the organic light-emitting diode D10; the cathode of the organic light
  • the source is electrically connected to the source of the fourth thin film transistor T40.
  • the electrode D is electrically connected to the first pin of the switch K10; the switch K10 is controlled by the switching signal Switch; the second pin of the switch K10 is electrically connected to the digital-to-analog converter DAC1; The analog-to-digital converter ADC1 is connected.
  • the working state of the OLED pixel driving circuit includes a display mode and a sensing mode. In the display mode, a switching signal Switch controls the switching switch K10 to turn on the first pin and the second pin.
  • the converter DAC1 provides a data signal Data; in the sensing mode, the digital-to-analog converter DAC1 first provides a low-potential signal, and then the switching signal Switch controls the switch K10 to turn on the first pin and the third pin, so that the analog-to-digital conversion
  • the converter ADC1 senses the threshold voltage Vth of the fourth thin film transistor T4.
  • the OLED pixel driving circuit has the following defects: the OLED pixel driving circuit can only obtain the source s-point voltage of the fourth thin film transistor T40, so as to compensate the driving thin film transistor, that is, the fourth thin film transistor T4, but cannot sense the capacitance of the OLED. , Can not be aging compensation for OLED.
  • An object of the present invention is to provide an OLED pixel driving circuit, which can detect both the threshold voltage for driving a thin film transistor and the reverse capacitance of an organic light emitting diode without increasing the number of data lines.
  • the present invention provides an OLED pixel driving circuit for an OLED display device.
  • the OLED pixel driving circuit includes a sub-pixel driving module and a driving compensation module electrically connected to the sub-pixel driving module.
  • the working state of the OLED pixel driving circuit includes a display state, a first detection state, and a second detection state;
  • the sub-pixel driving module includes an organic light emitting diode, a parasitic capacitance connected to both ends of the organic light emitting diode, and a fourth thin film transistor for driving the organic light emitting diode to work;
  • the driving compensation module is configured to provide a data signal to the sub-pixel driving module to drive the organic light emitting diode to emit light in a display state, detect a threshold voltage of the fourth thin film transistor in a first detection state, and Detecting a reverse capacitance value of the parasitic capacitance in a second detection state;
  • the sub-pixel driving module further includes: a first thin film transistor, a second thin film transistor, a third thin film transistor, a fifth thin film transistor, a storage capacitor, and a reference capacitor;
  • a gate of the first thin film transistor is connected to a first control signal, a source is connected to a power supply voltage, and a drain is electrically connected to the first node;
  • a gate of the second thin film transistor is connected to a first control signal, a source is electrically connected to the first node, and a drain is grounded;
  • a gate of the third thin film transistor is connected to a second control signal, a source is electrically connected to the second node, and a drain is electrically connected to the third node;
  • the gate of the fourth thin film transistor is electrically connected to the first node, the source is connected to the power supply voltage, and the drain is electrically connected to the second node;
  • the gate of the fifth thin film transistor is connected to a light emitting control signal, the source is electrically connected to the second node, and the drain is electrically connected to the anode of the organic light emitting diode;
  • a first terminal of the storage capacitor is electrically connected to a first node, and a second terminal of the storage capacitor is electrically connected to a second node;
  • a first terminal of the parasitic capacitor is electrically connected to the anode of the organic light emitting diode, and a second terminal of the parasitic capacitor is electrically connected to the cathode of the organic light emitting diode;
  • the first end of the reference capacitor is electrically connected to the drive compensation module, and the second end is grounded;
  • a cathode of the organic light emitting diode is connected to a common ground voltage
  • the driving compensation module is built in a driving IC of the OLED display device.
  • the drive compensation module includes: a switch, a first switch, a second switch, a third switch, an operational amplifier, a read capacitor, an analog-to-digital converter, and a digital-to-analog converter;
  • the switch is controlled by a switch signal.
  • a first terminal of the switch is electrically connected to the first terminal of the reference capacitor, a second terminal is electrically connected to the inverting input terminal of the operational amplifier, and a third terminal is electrically connected to the digital and analog terminals. converter;
  • the first switch is controlled by a first switching signal, a first terminal of the first switch is electrically connected to an inverting input terminal of the operational amplifier, and a second terminal is electrically connected to an output terminal of the operational amplifier;
  • the second switch is controlled by a second switching signal, a first terminal of the second switch is electrically connected to a non-inverting input terminal of the operational amplifier, and a second terminal is connected to a first reference voltage;
  • the third switch is controlled by a third switching signal, a first terminal of the third switch is electrically connected to a non-inverting input terminal of the operational amplifier, and a second terminal is connected to a second reference voltage;
  • the first terminal of the reading capacitor is electrically connected to the inverting input terminal of the operational amplifier, and the second terminal is electrically connected to the output terminal of the operational amplifier.
  • the second reference voltage is greater than the first reference voltage
  • the common ground voltage is a first potential
  • the common ground voltage is a second potential, and the second potential is greater than the first potential.
  • the second potential is greater than a second reference voltage.
  • the first detection state of the OLED pixel driving circuit includes a first stage of threshold voltage detection and a second stage of threshold voltage detection in sequence;
  • the first end and the third end of the switch are turned on, the first thin film transistor, the second thin film transistor, and the third thin film transistor are turned on, and the fifth thin film transistor is turned on.
  • the digital-to-analog converter outputs a sensing signal
  • the first end and the second end of the switch are turned on, and the third thin film transistor, the fourth thin film transistor, the fifth thin film transistor, and the first switch are turned on.
  • the first thin film transistor, the second thin film transistor, the second switch, and the third switch are turned off.
  • the second detection state of the OLED pixel driving circuit includes a first phase of reverse capacitance detection, a second phase of reverse capacitance detection, and a third phase of reverse capacitance detection in order;
  • the first end and the second end of the switch are turned on, and the first thin film transistor, the second thin film transistor, the third thin film transistor, the fifth thin film transistor, the first A switch and a second switch are both on, and the fourth thin film transistor and the third switch are off;
  • the first end and the second end of the switch are turned on, the fifth thin film transistor, the first switch, and the third switch are all turned on, and the first thin film is turned on.
  • the transistor, the second thin film transistor, the third thin film transistor, the fourth thin film transistor, and the second switch are all turned off;
  • the first end and the second end of the switch are turned on, and the third thin film transistor, the fifth thin film transistor, and the third switch are all turned on.
  • the thin film transistor, the second thin film transistor, the fourth thin film transistor, the first switch, and the second switch are all turned off.
  • the display state of the OLED pixel driving circuit includes: a data writing phase and a light emitting phase in sequence;
  • the first end and the third end of the switch are turned on, the first thin film transistor, the second thin film transistor, and the third thin film transistor are turned on, and the fifth thin film transistor is turned off
  • the digital-to-analog converter outputs a data signal
  • the first end and the third end of the switch are turned on, the fourth thin film transistor and the fifth thin film transistor are turned on, and the first thin film transistor, the second thin film transistor, and the third thin film transistor are turned off.
  • the organic light emitting diode emits light.
  • the voltage of the first node and the A voltage difference between a reference voltage is smaller than a threshold voltage of the fourth thin film transistor.
  • the present invention provides an OLED pixel driving circuit, including: a sub-pixel driving module and a driving compensation module electrically connected to the sub-pixel driving module;
  • the working state of the OLED pixel driving circuit includes a display state, a first detection state, and a second detection state;
  • the sub-pixel driving module includes an organic light emitting diode, a parasitic capacitance connected to both ends of the organic light emitting diode, and a fourth thin film transistor for driving the organic light emitting diode to work;
  • the driving compensation module is configured to provide a data signal to the sub-pixel driving module to drive the organic light emitting diode to emit light in a display state, detect a threshold voltage of the fourth thin film transistor in a first detection state, and The reverse capacitance value of the parasitic capacitance is detected in the second detection state.
  • the sub-pixel driving module further includes: a first thin film transistor, a second thin film transistor, a third thin film transistor, a fifth thin film transistor, a storage capacitor, and a reference capacitor; and a gate of the first thin film transistor. Access the first control signal, the source is connected to the power supply voltage, and the drain is electrically connected to the first node;
  • a gate of the second thin film transistor is connected to a first control signal, a source is electrically connected to the first node, and a drain is grounded;
  • a gate of the third thin film transistor is connected to a second control signal, a source is electrically connected to the second node, and a drain is electrically connected to the third node;
  • the gate of the fourth thin film transistor is electrically connected to the first node, the source is connected to the power supply voltage, and the drain is electrically connected to the second node;
  • the gate of the fifth thin film transistor is connected to a light emitting control signal, the source is electrically connected to the second node, and the drain is electrically connected to the anode of the organic light emitting diode;
  • a first terminal of the storage capacitor is electrically connected to a first node, and a second terminal of the storage capacitor is electrically connected to a second node;
  • a first terminal of the parasitic capacitor is electrically connected to the anode of the organic light emitting diode, and a second terminal of the parasitic capacitor is electrically connected to the cathode of the organic light emitting diode;
  • the first end of the reference capacitor is electrically connected to the drive compensation module, and the second end is grounded;
  • the cathode of the organic light emitting diode is connected to a common ground voltage.
  • the drive compensation module includes: a switch, a first switch, a second switch, a third switch, an operational amplifier, a read capacitor, an analog-to-digital converter, and a digital-to-analog converter;
  • the switch is controlled by a switch signal.
  • a first terminal of the switch is electrically connected to the first terminal of the reference capacitor, a second terminal is electrically connected to the inverting input terminal of the operational amplifier, and a third terminal is electrically connected to the digital and analog terminals. converter;
  • the first switch is controlled by a first switching signal, a first terminal of the first switch is electrically connected to an inverting input terminal of the operational amplifier, and a second terminal is electrically connected to an output terminal of the operational amplifier;
  • the second switch is controlled by a second switching signal, a first terminal of the second switch is electrically connected to a non-inverting input terminal of the operational amplifier, and a second terminal is connected to a first reference voltage;
  • the third switch is controlled by a third switching signal, a first terminal of the third switch is electrically connected to a non-inverting input terminal of the operational amplifier, and a second terminal is connected to a second reference voltage;
  • the first terminal of the reading capacitor is electrically connected to the inverting input terminal of the operational amplifier, and the second terminal is electrically connected to the output terminal of the operational amplifier.
  • the driving compensation module is built into a driving IC of the OLED display device.
  • the second reference voltage is greater than the first reference voltage
  • the common ground voltage is a first potential
  • the common ground voltage is a second potential, and the second potential is greater than the first potential.
  • the second potential is greater than a second reference voltage.
  • the first detection state of the OLED pixel driving circuit includes a first stage of threshold voltage detection and a second stage of threshold voltage detection in sequence;
  • the first end and the third end of the switch are turned on, the first thin film transistor, the second thin film transistor, and the third thin film transistor are turned on, and the fifth thin film transistor is turned on.
  • the digital-to-analog converter outputs a sensing signal
  • the first end and the second end of the switch are turned on, and the third thin film transistor, the fourth thin film transistor, the fifth thin film transistor, and the first switch are turned on.
  • the first thin film transistor, the second thin film transistor, the second switch, and the third switch are turned off.
  • the second detection state of the OLED pixel driving circuit includes a first phase of reverse capacitance detection, a second phase of reverse capacitance detection, and a third phase of reverse capacitance detection in order;
  • the first end and the second end of the switch are turned on, and the first thin film transistor, the second thin film transistor, the third thin film transistor, the fifth thin film transistor, the first A switch and a second switch are both on, and the fourth thin film transistor and the third switch are off;
  • the first end and the second end of the switch are turned on, the fifth thin film transistor, the first switch, and the third switch are all turned on, and the first thin film is turned on.
  • the transistor, the second thin film transistor, the third thin film transistor, the fourth thin film transistor, and the second switch are all turned off;
  • the first end and the second end of the switch are turned on, and the third thin film transistor, the fifth thin film transistor, and the third switch are all turned on.
  • the thin film transistor, the second thin film transistor, the fourth thin film transistor, the first switch, and the second switch are all turned off.
  • the display state of the OLED pixel driving circuit includes: a data writing phase and a light emitting phase in sequence;
  • the first end and the third end of the switch are turned on, the first thin film transistor, the second thin film transistor, and the third thin film transistor are turned on, and the fifth thin film transistor is turned off
  • the digital-to-analog converter outputs a data signal
  • the first end and the third end of the switch are turned on, the fourth thin film transistor and the fifth thin film transistor are turned on, and the first thin film transistor, the second thin film transistor, and the third thin film transistor are turned off.
  • the organic light emitting diode emits light.
  • the voltage of the first node and the A voltage difference between a reference voltage is smaller than a threshold voltage of the fourth thin film transistor.
  • the invention provides an OLED pixel driving circuit, which includes a sub-pixel driving module and a driving compensation module electrically connected to the sub-pixel driving circuit.
  • the driving compensation module can both detect a threshold voltage for driving a thin film transistor, and The reverse capacitance of the organic light emitting diode can be detected, the organic light emitting diode can be driven to emit light, and the number of data lines is small.
  • FIG. 1 is a circuit diagram of a conventional OLED pixel driving circuit.
  • FIG. 2 is a circuit diagram of an OLED pixel driving circuit according to the present invention.
  • FIG. 3 is a timing diagram of the OLED pixel driving circuit of the present invention in a display state.
  • FIG. 4 is a timing diagram of the OLED pixel driving circuit of the present invention in a first detection state.
  • FIG. 5 is a timing diagram of the OLED pixel driving circuit of the present invention in a second detection state.
  • the present invention provides an OLED pixel driving circuit, including: a sub-pixel driving module 1 and a driving compensation module 2 electrically connected to the sub-pixel driving module 1;
  • the working state of the OLED pixel driving circuit includes a display state, a first detection state, and a second detection state;
  • the sub-pixel driving module 1 includes: an organic light emitting diode D1, a parasitic capacitor C2 connected across the organic light emitting diode D1, and a fourth thin film transistor T4 for driving the organic light emitting diode D1 to work;
  • the driving compensation module 2 is configured to provide a data signal Data to the sub-pixel driving module 1 in a display state to drive the organic light emitting diode D1 to emit light, and detect the fourth thin film transistor T4 in a first detection state. And a reverse voltage of the parasitic capacitor C2 in a second detection state.
  • the sub-pixel driving module 1 further includes: a first thin film transistor T1, a second thin film transistor T2, a third thin film transistor T3, a fifth thin film transistor T5, a storage capacitor C1, and a reference capacitor C4;
  • the drive compensation module 2 includes: a switch K0, a first switch K1, a second switch K2, a third switch K3, an operational amplifier U1, a reading capacitor C3, an analog-to-digital converter ADC, and a digital-to-analog converter DAC;
  • the gate of the first thin film transistor T1 is connected to the first control signal WR, the source is connected to the power supply voltage OVDD, and the drain is electrically connected to the first node A;
  • the gate of the second thin film transistor T2 is connected to the first control signal WR, the source is electrically connected to the first node A, and the drain is grounded;
  • the gate of the third thin film transistor T3 is connected to the second control signal RD, the source is electrically connected to the second node B, and the drain is electrically connected to the third node C;
  • the gate of the fourth thin film transistor T4 is electrically connected to the first node A, the source is connected to the power supply voltage OVDD, and the drain is electrically connected to the second node B;
  • the gate of the fifth thin film transistor T5 is connected to the light emission control signal EM, the source is electrically connected to the second node B, and the drain is electrically connected to the anode of the organic light emitting diode D1;
  • the first terminal of the storage capacitor C1 is electrically connected to the first node A, and the second terminal is electrically connected to the second node B;
  • the first terminal of the parasitic capacitor C2 is electrically connected to the anode of the organic light emitting diode D1, and the second terminal is electrically connected to the cathode of the organic light emitting diode D2;
  • a first end of the reference capacitor C4 is electrically connected to the driving compensation module through a third node C, and a second end is grounded;
  • the cathode of the organic light emitting diode D1 is connected to a common ground voltage OVSS;
  • the changeover switch K0 is controlled by a changeover switch signal SW0.
  • a first end of the changeover switch K0 is electrically connected to the first end of the reference capacitor C4 through a third node C, and a second end is electrically connected to the inverse of the operational amplifier U1.
  • Phase input terminal, the third terminal is electrically connected to the digital-to-analog converter DAC;
  • the first switch K1 is controlled by a first switching signal SW1.
  • a first terminal of the first switch K1 is electrically connected to an inverting input terminal of the operational amplifier U1, and a second terminal is electrically connected to an output terminal of the operational amplifier U1.
  • the second switch K2 is controlled by a second switching signal SW2.
  • a first terminal of the second switch K2 is electrically connected to a non-inverting input terminal of the operational amplifier U1, and a second terminal is connected to the first reference voltage Vref1.
  • the third switch SW3 is controlled by a third switching signal SW3.
  • a first terminal of the third switch K3 is electrically connected to a non-inverting input terminal of the operational amplifier U1, and a second terminal is connected to a second reference voltage Vref2.
  • a first terminal of the reading capacitor C3 is electrically connected to an inverting input terminal of the operational amplifier U1, and a second terminal is electrically connected to an output terminal of the operational amplifier U1.
  • the driving compensation module 2 is built in the driving IC 500 of the OLED display device.
  • the second reference voltage Vref2 is greater than the first reference voltage Vref1.
  • the parasitic capacitance C2 is not an independent capacitance, but a parasitic capacitance formed by the organic light emitting diode D1, which exists with the existence of the organic light emitting diode D1.
  • the common ground voltage OVSS has two different potentials, namely a first potential OVSSL and a second potential OVSSH, and the second potential OVSSH is greater than the first potential OVSSL and the second potential OVSSH is greater than the first potential OVSSL.
  • the common ground voltage OVSS is the first potential OVSSL; in the second detection state, the common ground voltage OVSS is the second potential OVSSH.
  • the resistance value of the first thin film transistor T1 and the resistance value of the second thin film transistor T2 have a specific proportional relationship.
  • the first thin film transistor T1 and the second thin film transistor T2 are both turned on, they are opposite to each other.
  • the power supply voltage OVDD is divided.
  • the display state of the OLED pixel driving circuit includes a data writing phase 301 and a light emitting phase 302 in order;
  • the switch control signal SW0 controls the first terminal and the third terminal of the switch K0 to be turned on, and the first control signal WR and the second control signal RD are both at high potential. So that the first thin film transistor T1, the second thin film transistor T2, and the third thin film transistor T3 are turned on; the light emission control signal EM is a low potential, so that the fifth thin film transistor T5 is turned off; and the common ground voltage OVSS is First potential OVSSL;
  • the first thin film transistor T1 and the second thin film transistor T2 that are turned on divide the power supply voltage OVDD, so that the voltage Va of the first node A is:
  • Va OVDD ⁇ R T2 / (R T2 + R T1 );
  • R T1 represents the resistance value of the first thin film transistor T1
  • R T2 represents the resistance value of the second thin film transistor T2
  • the digital-to-analog converter DAC provides a high-level data signal Data to the second node B, so that the voltage of the second node B is equal to the data signal voltage Vdata.
  • the switch control signal SW0 controls the first control signal WR and the second control signal RD to be low, so that the first thin film transistor T1, the second thin film transistor T2, and the third thin film transistor T3 are all turned off.
  • the light-emitting control signal EM is changed to a high potential, so that the fifth thin film transistor T5 is turned on, and the anode of the organic light-emitting diode D1 receives the voltage of the second node B;
  • the common ground voltage OVSS maintains the first potential OVSSL;
  • the data signal Data maintains a high potential; depending on the storage effect of the capacitor C1, the organic light emitting diode D1 emits light for display.
  • the first detection state of the OLED pixel driving circuit includes a threshold voltage detection first stage 101 and a threshold voltage detection second stage 102 in order.
  • the switch control signal SW0 controls the first terminal and the third terminal of the switch K0 to be turned on, and the digital-to-analog converter DAC moves to the second node.
  • B inputs a low potential sensing signal SEN
  • the first control signal WR and the second control signal RD are both high potential
  • the first thin film transistor T1, the second thin film transistor T2, and the third thin film transistor T3 are turned on
  • the light emission control signal EM is at a low potential
  • the fifth thin film transistor T5 is turned off, and the organic light emitting diode D1 does not emit light
  • the first thin film transistor T1 and the second thin film transistor T2 that are turned on divide the power supply voltage OVDD
  • the switch control signal SW0 controls the first terminal and the second terminal of the switch K0 to be turned on, and the first control signal WR is switched to a low potential.
  • the second detection state of the OLED pixel driving circuit includes a reverse capacitance detection first stage 201, a reverse capacitance detection second stage 202, and a reverse capacitance detection third stage 203 in this order. ;
  • the switch control signal SW0 controls the first terminal and the second terminal of the switch K0 to be conductive, and the first control signal WR and the second control signal RD And the light emission control signal EM are both high potential, the first thin film transistor T1, the second thin film transistor T2, the third thin film transistor T3, and the fifth thin film transistor T5 are turned on, and the first switch control signal SW1 and the second switch
  • the control signals SW2 are both high potential, the first switch K1 and the second switch K2 are both on, the third switch control signal SW3 is low, and the third switch SW3 is off;
  • the first thin film transistor T1 and the second thin film transistor T2 that are turned on divide the power supply voltage OVDD, so that the voltage Va of the first node A is:
  • Va OVDD ⁇ R T2 / (R T2 + R T1 );
  • the first reference voltage Vref1 is written into the second node B, and the reference capacitor C4 and the parasitic capacitor C2 are charged, so that the voltages of the reference capacitor C4 and the parasitic capacitor C2 are equal to the first reference voltage;
  • the voltage difference between the voltage of the first node A and the first reference voltage Vref1 is smaller than that of the fourth thin film.
  • the threshold voltage Vth of the transistor T4 that is, Va-Vref1 ⁇ Vth, so that the fourth thin film transistor T4 is turned off.
  • the first end and the second end of the changeover switch K0 are continuously turned on, and the first control signal WR and the second control signal RD are both switched to a low potential, so
  • the first thin film transistor T1, the second thin film transistor T2, and the third thin film transistor T3 are all turned off, the light emission control signal EM maintains a high potential, the fifth thin film transistor T5 is turned on, and the first switch control signal SW1 Maintaining a high potential, the first switch K1 continues to be turned on, the second switch control signal SW2 is switched to a low potential, the second switch K2 is turned off, and the third switch control signal SW3 is switched to a high potential, the The third switch K3 is turned on, the second reference voltage Vref2 charges the reference capacitor C4, so that the voltage of the reference voltage C4 becomes the second reference voltage Vref2, and the voltage of the parasitic capacitor C2 is maintained at the first With reference to the voltage Vref1, the fourth thin film transistor T4 continues to be turned off.
  • the first end and the second end of the switch K0 are continuously turned on, the first control signal WR is maintained at a low potential, and the first thin film transistor T1 and the first The two thin film transistors T2 are kept off, the second control signal RD is switched to a high potential, the third thin film transistor T3 is turned on, the light emission control signal EM is maintained at a high potential, and the fifth thin film transistor T5 is turned on, so
  • the first switch control signal SW1 is switched to a low potential, the first switch K1 is turned off, the second switch control signal SW2 is maintained at a low potential, the second switch K2 is turned off, and the third switch control signal SW3 Maintaining a high potential, the third switch K3 is turned on, and the fourth thin film transistor T4 remains off; the reference capacitor C4 maintains a second reference voltage Vref2, and the parasitic capacitor C2 is charged and charged to a second reference The voltage Vref2, the analog-to-digital converter collects the voltage V
  • the present invention also sets the second potential OVSSH to be greater than the second reference voltage Vref2.
  • the present invention provides an OLED pixel driving circuit, which includes a sub-pixel driving module and a driving compensation module electrically connected to the sub-pixel driving circuit.
  • the driving compensation module can detect and drive a thin film transistor.
  • the threshold voltage can also detect the reverse capacitance of the organic light emitting diode, can also drive the organic light emitting diode to emit light, and the number of data lines is small.

Abstract

本发明提供一种OLED像素驱动电路。所述OLED像素驱动电路包括子像素驱动模块及与所述子像素驱动模块电性连接的驱动补偿模块，所述驱动补偿模块既能够侦测驱动薄膜晶体管的阈值电压，也能够侦测有机发光二极管的反向电容，还能够驱动所述有机发光二极管发光，且数据线的数量较少。

Description

OLED像素驱动电路 技术领域
本发明涉及显示技术领域，尤其涉及一种OLED像素驱动电路。
 背景技术
有机发光二极管(Organic Light Emitting Display，OLED)显示装置具有自发光、驱动电压低、发光效率高、响应时间短、清晰度与对比度高、近180°视角、使用温度范围宽、可实现柔性显示与大面积全色显示等诸多优点，被业界公认为是最有发展潜力的显示装置。
OLED是电流驱动器件，当有电流流过有机发光二极管时，有机发光二极管发光，且发光亮度由流过有机发光二极管自身的电流决定。大部分已有的集成电路(Integrated Circuit，IC)都只传输电压信号，故OLED的像素驱动电路需要完成将电压信号转变为电流信号的任务。
如图1所示，现有的一种OLED像素驱动电路，包括：第一薄膜晶体管T10、第二薄膜晶体管T20、第三薄膜晶体管T30、第四薄膜晶体管T40、第五薄膜晶体管T50、电容C10、有机发光二极管D10以及设置在驱动IC0内的切换开关K10、数模转换器DAC1与模数转换器ADC1；所述第一薄膜晶体管T10的栅极接入扫描信号Scan，漏极接入电源电压OVDD1，源极与第二薄膜晶体管T20的漏极、第四薄膜晶体管T40的栅极g及电容C10的一端电性连接；所述第二薄膜晶体管T20的栅极接入扫描信号Scan，源极接入公共接地电压OVSS1；所述第四薄膜晶体管T40的漏极接入电源电压OVDD1，源极s电性连接第五薄膜晶体管T50的漏极；所述第五薄膜晶体管T50的栅极接入发光控制信号EM1，源极电性连接有机发光二极管D10的阳极；有机发光二极管D10的阴极接入公共接地电压OVSS1；电容C10的另一端电性连接第四薄膜晶体管T40的源极s；第三薄膜晶体管T30的栅极在显示模式下接入扫描信号Scan1、在感测模式下接入感测控制信号Sense1，源极电性连接第四薄膜晶体管T40的源极s，漏极电性连接切换开关K10的第一引脚；所述切换开关K10受切换信号Switch控制，切换开关K10的第二引脚电性连接数模转换器DAC1，第三引脚电性连接模数转换器ADC1；该OLED像素驱动电路的工作状态包括显示模式和感测模式；在显示模式下，切换信号Switch控制切换开关K10接通第一引脚与第二引脚，数模转换器DAC1提供数据信号Data；在感测模式下，数模转换器DAC1先提供一低电位信号，然后切换信号Switch控制切换开关K10接通第一引脚与第三引脚，使得模数转换器ADC1感测到第四薄膜晶体管T4的阈值电压Vth。该OLED像素驱动电路存在如下缺陷：OLED像素驱动电路只能获取第四薄膜晶体管T40的源极s点电压，从而对驱动薄膜晶体管即第四薄膜晶体管T4进行补偿，但不能感测到OLED的电容，也不能对OLED进行老化补偿。
 技术问题
本发明的目的在于提供一种OLED像素驱动电路，既能够侦测驱动薄膜晶体管的阈值电压，也能够侦测有机发光二极管的反向电容，且不增加数据线的数量。
 技术解决方案
为实现上述目的，本发明提供了一种OLED像素驱动电路，用于OLED显示装置，所述OLED像素驱动电路包括：子像素驱动模块及与所述子像素驱动模块电性连接的驱动补偿模块；
所述OLED像素驱动电路的工作状态包括：显示状态、第一侦测状态及第二侦测状态；
所述子像素驱动模块包括：有机发光二极管、连接所述有机发光二极管两端的寄生电容及用于驱动有机发光二极管工作的第四薄膜晶体管；
所述驱动补偿模块用于在显示状态下为所述子像素驱动模块提供数据信号以驱动所述有机发光二极管发光，在第一侦测状态下侦测所述第四薄膜晶体管的阈值电压，在第二侦测状态下侦测所述寄生电容的反向电容值；
所述子像素驱动模块还包括：第一薄膜晶体管、第二薄膜晶体管、第三薄膜晶体管、第五薄膜晶体管、存储电容及参考电容；
所述第一薄膜晶体管的栅极接入第一控制信号，源极接入电源电压，漏极电性连接第一节点；
所述第二薄膜晶体管的栅极接入第一控制信号，源极电性连接第一节点，漏极接地；
所述第三薄膜晶体管的栅极接入第二控制信号，源极电性连接第二节点，漏极电性连接第三节点；
所述第四薄膜晶体管的栅极电性连接第一节点，源极接入电源电压，漏极电性连接第二节点；
所述第五薄膜晶体管的栅极接入发光控制信号，源极电性连接第二节点，漏极电性连接有机发光二极管的阳极；
所述存储电容的第一端电性连接第一节点，第二端电性连接第二节点；
所述寄生电容的第一端电性连接有机发二极管的阳极，第二端电性连接有机发光二极管的阴极；
所述参考电容的第一端电性连接驱动补偿模块，第二端接地；
所述有机发光二极管的阴极接入公共接地电压；
所述驱动补偿模块内置于所述OLED显示装置的驱动IC内。
在一实施例中，所述驱动补偿模块包括：切换开关、第一开关、第二开关、第三开关、运算放大器、读取电容、模数转换器及数模转换器；
所述切换开关受切换开关信号控制，所述切换开关的第一端电性连接参考电容的第一端，第二端电性连接运算放大器的反相输入端，第三端电性连接数模转换器；
所述第一开关受第一开关信号控制，所述第一开关的第一端电性连接运算放大器的反相输入端，第二端电性连接运算放大器的输出端；
所述第二开关受第二开关信号控制，所述第二开关的第一端电性连接运算放大器的同相输入端，第二端接入第一参考电压；
所述第三开关受第三开关信号控制，所述第三开关第一端电性连接运算放大器的同相输入端，第二端接入第二参考电压；
所述读取电容的第一端电性连接运算放大器的反相输入端，第二端电性连接运算放大器的输出端。
在一实施例中，所述第二参考电压大于第一参考电压；
在显示状态和第一侦测状态下，所述公共接地电压为第一电位；
在第二侦测状态下，所述公共接地电压为第二电位，所述第二电位大于第一电位。
在一实施例中，所述第二电位大于第二参考电压。
在一实施例中，所述OLED像素驱动电路的第一侦测状态依次包括阈值电压侦测第一阶段及阈值电压侦测第二阶段；
所述阈值电压侦测第一阶段，所述切换开关的第一端与第三端导通，所述第一薄膜晶体管、第二薄膜晶体管及第三薄膜晶体管导通，所述第五薄膜晶体管断开，所述数模转换器输出感测信号；
所述阈值电压侦测第二阶段，所述切换开关的第一端与第二端导通，所述第三薄膜晶体管、第四薄膜晶体管、第五薄膜晶体管及第一开关导通，所述第一薄膜晶体管、第二薄膜晶体管、第二开关及第三开关断开。
在一实施例中，所述OLED像素驱动电路的第二侦测状态依次包括反向电容侦测第一阶段、反向电容侦测第二阶段及反向电容侦测第三阶段；
在所述反向电容侦测第一阶段，所述切换开关的第一端与第二端导通，所述第一薄膜晶体管、第二薄膜晶体管、第三薄膜晶体管、第五薄膜晶体管、第一开关及第二开关均导通，所述第四薄膜晶体管及第三开关断开；
在所述反向电容侦测第二阶段，所述切换开关的第一端与第二端导通，所述第五薄膜晶体管、第一开关及第三开关均导通，所述第一薄膜晶体管、第二薄膜晶体管、第三薄膜晶体管、第四薄膜晶体管及第二开关均断开；
在所述反向电容侦测第二阶段，所述切换开关的第一端与第二端导通，所述第三薄膜晶体管、第五薄膜晶体管及第三开关均导通，所述第一薄膜晶体管、第二薄膜晶体管、第四薄膜晶体管、第一开关及第二开关均断开。
在一实施例中，所述OLED像素驱动电路的显示状态依次包括：数据写入阶段和发光阶段；
在所述数据写入阶段，所述切换开关的第一端与第三端导通，所述第一薄膜晶体管、第二薄膜晶体管及第三薄膜晶体管导通，所述第五薄膜晶体管断开，所述数模转换器输出数据信号；
在发光阶段，所述切换开关的第一端与第三端导通，所述第四薄膜晶体管及第五薄膜晶体管导通，所述第一薄膜晶体管、第二薄膜晶体管及第三薄膜晶体管断开，有机发光二极管发光。
在一实施例中，在所述反向电容侦测第一阶段，通过调节所述第一薄膜晶体管的电阻值与第二薄膜晶体管的电阻值，使得所述第一节点的电压与所述第一参考电压之间的电压差小于第四薄膜晶体管的阈值电压。
为实现上述目的，本发明提供了一种OLED像素驱动电路，包括：子像素驱动模块及与所述子像素驱动模块电性连接的驱动补偿模块；
所述OLED像素驱动电路的工作状态包括：显示状态、第一侦测状态及第二侦测状态；
所述子像素驱动模块包括：有机发光二极管、连接所述有机发光二极管两端的寄生电容及用于驱动有机发光二极管工作的第四薄膜晶体管；
所述驱动补偿模块用于在显示状态下为所述子像素驱动模块提供数据信号以驱动所述有机发光二极管发光，在第一侦测状态下侦测所述第四薄膜晶体管的阈值电压，在第二侦测状态下侦测所述寄生电容的反向电容值。
在一实施例中，所述子像素驱动模块还包括：第一薄膜晶体管、第二薄膜晶体管、第三薄膜晶体管、第五薄膜晶体管、存储电容及参考电容；所述第一薄膜晶体管的栅极接入第一控制信号，源极接入电源电压，漏极电性连接第一节点；
所述第二薄膜晶体管的栅极接入第一控制信号，源极电性连接第一节点，漏极接地；
所述第三薄膜晶体管的栅极接入第二控制信号，源极电性连接第二节点，漏极电性连接第三节点；
所述第四薄膜晶体管的栅极电性连接第一节点，源极接入电源电压，漏极电性连接第二节点；
所述第五薄膜晶体管的栅极接入发光控制信号，源极电性连接第二节点，漏极电性连接有机发光二极管的阳极；
所述存储电容的第一端电性连接第一节点，第二端电性连接第二节点；
所述寄生电容的第一端电性连接有机发二极管的阳极，第二端电性连接有机发光二极管的阴极；
所述参考电容的第一端电性连接驱动补偿模块，第二端接地；
所述有机发光二极管的阴极接入公共接地电压。
在一实施例中，所述驱动补偿模块包括：切换开关、第一开关、第二开关、第三开关、运算放大器、读取电容、模数转换器及数模转换器；
所述切换开关受切换开关信号控制，所述切换开关的第一端电性连接参考电容的第一端，第二端电性连接运算放大器的反相输入端，第三端电性连接数模转换器；
所述第一开关受第一开关信号控制，所述第一开关的第一端电性连接运算放大器的反相输入端，第二端电性连接运算放大器的输出端；
所述第二开关受第二开关信号控制，所述第二开关的第一端电性连接运算放大器的同相输入端，第二端接入第一参考电压；
所述第三开关受第三开关信号控制，所述第三开关第一端电性连接运算放大器的同相输入端，第二端接入第二参考电压；
所述读取电容的第一端电性连接运算放大器的反相输入端，第二端电性连接运算放大器的输出端。
在一实施例中，所述驱动补偿模块内置于所述OLED显示装置的驱动IC内。
在一实施例中，所述第二参考电压大于第一参考电压；
在显示状态和第一侦测状态下，所述公共接地电压为第一电位；
在第二侦测状态下，所述公共接地电压为第二电位，所述第二电位大于第一电位。
在一实施例中，所述第二电位大于第二参考电压。
在一实施例中，所述OLED像素驱动电路的第一侦测状态依次包括阈值电压侦测第一阶段及阈值电压侦测第二阶段；
所述阈值电压侦测第一阶段，所述切换开关的第一端与第三端导通，所述第一薄膜晶体管、第二薄膜晶体管及第三薄膜晶体管导通，所述第五薄膜晶体管断开，所述数模转换器输出感测信号；
所述阈值电压侦测第二阶段，所述切换开关的第一端与第二端导通，所述第三薄膜晶体管、第四薄膜晶体管、第五薄膜晶体管及第一开关导通，所述第一薄膜晶体管、第二薄膜晶体管、第二开关及第三开关断开。
在一实施例中，所述OLED像素驱动电路的第二侦测状态依次包括反向电容侦测第一阶段、反向电容侦测第二阶段及反向电容侦测第三阶段；
在所述反向电容侦测第一阶段，所述切换开关的第一端与第二端导通，所述第一薄膜晶体管、第二薄膜晶体管、第三薄膜晶体管、第五薄膜晶体管、第一开关及第二开关均导通，所述第四薄膜晶体管及第三开关断开；
在所述反向电容侦测第二阶段，所述切换开关的第一端与第二端导通，所述第五薄膜晶体管、第一开关及第三开关均导通，所述第一薄膜晶体管、第二薄膜晶体管、第三薄膜晶体管、第四薄膜晶体管及第二开关均断开；
在所述反向电容侦测第二阶段，所述切换开关的第一端与第二端导通，所述第三薄膜晶体管、第五薄膜晶体管及第三开关均导通，所述第一薄膜晶体管、第二薄膜晶体管、第四薄膜晶体管、第一开关及第二开关均断开。
在一实施例中，所述OLED像素驱动电路的显示状态依次包括：数据写入阶段和发光阶段；
在所述数据写入阶段，所述切换开关的第一端与第三端导通，所述第一薄膜晶体管、第二薄膜晶体管及第三薄膜晶体管导通，所述第五薄膜晶体管断开，所述数模转换器输出数据信号；
在发光阶段，所述切换开关的第一端与第三端导通，所述第四薄膜晶体管及第五薄膜晶体管导通，所述第一薄膜晶体管、第二薄膜晶体管及第三薄膜晶体管断开，有机发光二极管发光。
在一实施例中，在所述反向电容侦测第一阶段，通过调节所述第一薄膜晶体管的电阻值与第二薄膜晶体管的电阻值，使得所述第一节点的电压与所述第一参考电压之间的电压差小于第四薄膜晶体管的阈值电压。
 有益效果
本发明提供了一种OLED像素驱动电路，包括：子像素驱动模块及与所述子像素驱动电路电性连接的驱动补偿模块，所述驱动补偿模块既能够侦测驱动薄膜晶体管的阈值电压，也能够侦测有机发光二极管的反向电容，还能够驱动所述有机发光二极管发光，且数据线的数量较少。
 附图说明
图1为现有的OLED像素驱动电路的电路图。
图2为本发明的OLED像素驱动电路的电路图。
图3为本发明的OLED像素驱动电路在显示状态下的时序图。
图4为本发明的OLED像素驱动电路在第一侦测状态下的时序图。
图5为本发明的OLED像素驱动电路在第二侦测状态下的时序图。
 本发明的实施方式
为更进一步阐述本发明所采取的技术手段及其效果，以下结合本发明的优选实施例及其附图进行详细描述。
请参阅图2，本发明提供一种OLED像素驱动电路，包括：子像素驱动模块1及与所述子像素驱动模块1电性连接的驱动补偿模块2；
所述OLED像素驱动电路的工作状态包括：显示状态、第一侦测状态及第二侦测状态；
所述子像素驱动模块1包括：有机发光二极管D1、连接所述有机发光二极管D1两端的寄生电容C2及用于驱动有机发光二极管D1工作的第四薄膜晶体管T4；
所述驱动补偿模块2用于在显示状态下为所述子像素驱动模块1提供数据信号Data以驱动所述有机发光二极管D1发光，在第一侦测状态下侦测所述第四薄膜晶体管T4的阈值电压，在第二侦测状态下侦测所述寄生电容C2的反向电容值。
具体地，所述子像素驱动模块1还包括：第一薄膜晶体管T1、第二薄膜晶体管T2、第三薄膜晶体管T3、第五薄膜晶体管T5、存储电容C1及参考电容C4；所述驱动补偿模块2包括：切换开关K0、第一开关K1、第二开关K2、第三开关K3、运算放大器U1、读取电容C3、模数转换器ADC及数模转换器DAC；
所述第一薄膜晶体管T1的栅极接入第一控制信号WR，源极接入电源电压OVDD，漏极电性连接第一节点A；
所述第二薄膜晶体管T2的栅极接入第一控制信号WR，源极电性连接第一节点A，漏极接地；
所述第三薄膜晶体管T3的栅极接入第二控制信号RD，源极电性连接第二节点B，漏极电性连接第三节点C；
所述第四薄膜晶体管T4的栅极电性连接第一节点A，源极接入电源电压OVDD，漏极电性连接第二节点B；
所述第五薄膜晶体管T5的栅极接入发光控制信号EM，源极电性连接第二节点B，漏极电性连接有机发光二极管D1的阳极；
所述存储电容C1的第一端电性连接第一节点A，第二端电性连接第二节点B；
所述寄生电容C2的第一端电性连接有机发二极管D1的阳极，第二端电性连接有机发光二极管D2的阴极；
所述参考电容C4的第一端通过第三节点C电性连接驱动补偿模块，第二端接地；
所述有机发光二极管D1的阴极接入公共接地电压OVSS；
所述切换开关K0受切换开关信号SW0控制，所述切换开关K0的第一端通过第三节点C电性连接所述参考电容C4的第一端，第二端电性连接运算放大器U1的反相输入端，第三端电性连接数模转换器DAC；
所述第一开关K1受第一开关信号SW1控制，所述第一开关K1的第一端电性连接运算放大器U1的反相输入端，第二端电性连接运算放大器U1的输出端；
所述第二开关K2受第二开关信号SW2控制，所述第二开关K2的第一端电性连接运算放大器U1的同相输入端，第二端接入第一参考电压Vref1；
所述第三开关SW3受第三开关信号SW3控制，所述第三开关K3第一端电性连接运算放大器U1的同相输入端，第二端接入第二参考电压Vref2；
所述读取电容C3的第一端电性连接运算放大器U1的反相输入端，第二端电性连接运算放大器U1的输出端。
具体地，所述驱动补偿模块2内置于所述OLED显示装置的驱动IC500内。
具体地，所述第二参考电压Vref2大于第一参考电压Vref1。
具体地，所述寄生电容C2并非独立存在的电容，而是由有机发光二极管D1形成的寄生电容，其伴随着有机发光二极管D1的存在而存在。
进一步地，所述公共接地电压OVSS具有两种不同的电位，分别为第一电位OVSSL和第二电位OVSSH，且所述第二电位OVSSH大于第一电位OVSSL，且所述第二电位OVSSH大于第二参考电压Vref2。
其中，在显示状态和第一侦测状态下，所述公共接地电压OVSS为第一电位OVSSL；在第二侦测状态下，所述公共接地电压OVSS为第二电位OVSSH。
具体地，所述第一薄膜晶体管T1的电阻值与第二薄膜晶体管T2的电阻值具有特定的比例关系，当所述第一薄膜晶体管T1与第二薄膜晶体管T2均导通时，二者对电源电压OVDD进行分压。
如图2和图3所示，所述OLED像素驱动电路的显示状态依次包括：数据写入阶段301和发光阶段302；
在所述数据写入阶段301，所述切换开关控制信号SW0控制所述切换开关K0的第一端与第三端导通，所述第一控制信号WR和第二控制信号RD均为高电位，使得所述第一薄膜晶体管T1、第二薄膜晶体管T2及第三薄膜晶体管T3导通；所述发光控制信号EM为低电位，使得第五薄膜晶体管T5关断；所述公共接地电压OVSS为第一电位OVSSL；
导通的第一薄膜晶体管T1与第二薄膜晶体管T2对电源电压OVDD进行分压，使得第一节点A的电压Va为：
Va=OVDD×R T2/（R T2+ R T1）；
其中，R T1表示第一薄膜晶体管T1的电阻值，R T2表示第二薄膜晶体管T2的电阻值；使得所述第四薄膜晶体管T4导通；
数模转换器DAC提供高电位的数据信号Data至第二节点B，使得第二节点B的电压等于数据信号电压Vdata。
在发光阶段，所述切换开关控制信号SW0控制所述第一控制信号WR和第二控制信号RD均为低电位，使得第一薄膜晶体管T1、第二薄膜晶体管T2和第三薄膜晶体管T3均关断；所述发光控制信号EM转变为高电位，使得第五薄膜晶体管T5导通，有机发光二极管D1的阳极接收第二节点B的电压；所述公共接地电压OVSS保持第一电位OVSSL；所述数据信号Data保持高电位；依靠电容C1的存储作用，所述有机发光二极管D1发光进行显示。
如图2和图4，所述OLED像素驱动电路的第一侦测状态依次包括阈值电压侦测第一阶段101、阈值电压侦测第二阶段102。
进一步地，在所述阈值电压侦测第一阶段101，所述切换开关控制信号SW0控制所述切换开关K0的第一端与第三端导通，所述数模转换器DAC向第二节点B输入低电位的感测信号SEN，所述第一控制信号WR和第二控制信号RD均为高电位，所述第一薄膜晶体管T1、第二薄膜晶体管T2及第三薄膜晶体管T3导通，所述发光控制信号EM为低电位，所述第五薄膜晶体管T5断开，所述有机发光二极管D1不发光；导通的第一薄膜晶体管T1与第二薄膜晶体管T2对电源电压OVDD进行分压，仍使得第一节点A的电压Va为：Va=OVDD×R T2/（R T2+ R T1）；所述低电位的感测信号SEN写入第二节点B，使得第二节点B电压等于感测信号SEN的电压Vsen。
所述阈值电压侦测第二阶段102，所述切换开关控制信号SW0控制所述切换开关K0的第一端与第二端导通，所述第一控制信号WR切换至低电位，所述所述第一薄膜晶体管T1和第二薄膜晶体管T2断开，所述发光控制信号EM维持低电位，所述第五薄膜晶体管T5继续断开，所述有机发光二极管D1保持不发光，所述第二控制信号RD维持高电位，所述第三薄膜晶体管T3继续导通，所述第一开关控制信号SW1为高电位，所述第一开关K1导通，所述第二开关控制信号SW2和第二开关控制信号SW3为低电位控制所述第二开关K2及第三开关K3断开，所述第一节点A的电压依靠第一电容C1的存储作用保持Va=OVDD×R T2/（R T2+ R T1），而第二节点B处于较低电位，所述第四薄膜晶体管T4导通，流过第四薄膜晶体管T4的电流通过导通的第三薄膜晶体管T3、切换开关K0及第一开关K1进入模数转换器ADC，使得模数转换器ADC感测到第四薄膜晶体管T4即驱动薄膜晶体管的阈值电压Vth。
如图3和图4，所述OLED像素驱动电路的第二侦测状态依次包括反向电容侦测第一阶段201、反向电容侦测第二阶段202及反向电容侦测第三阶段203；
在所述反向电容侦测第一阶段201，所述切换开关控制信号SW0控制所述切换开关K0的第一端与第二端导通，所述第一控制信号WR、第二控制信号RD及发光控制信号EM均为高电位，所述第一薄膜晶体管T1、第二薄膜晶体管T2、第三薄膜晶体管T3、第五薄膜晶体管T5导通，所述第一开关控制信号SW1和第二开关控制信号SW2均为高电位，所述第一开关K1及第二开关K2均导通，所述第三开关控制信号SW3为低电位，所述第三开关SW3断开；
导通的第一薄膜晶体管T1与第二薄膜晶体管T2对电源电压OVDD进行分压，使得第一节点A的电压Va为：
Va=OVDD×R T2/（R T2+ R T1）；
所述第一参考电压Vref1写入第二节点B，对参考电容C4及寄生电容C2充电，使得参考电容C4和寄生电容C2的电压均等于第一参考电压；
同时，通过调节所述第一薄膜晶体管T1的电阻值与第二薄膜晶体管T2的电阻值，使得所述第一节点A的电压与所述第一参考电压Vref1之间的电压差小于第四薄膜晶体管T4的阈值电压Vth，即Va-Vref1＜Vth，从而所述第四薄膜晶体管T4断开。
在所述反向电容侦测第二阶段202，所述切换开关K0的第一端与第二端继续导通，所述第一控制信号WR和第二控制信号RD均切换为低电位，所述第一薄膜晶体管T1、第二薄膜晶体管T2、第三薄膜晶体管T3均断开，所述发光控制信号EM维持高电位，所述第五薄膜晶体管T5导通，所述第一开关控制信号SW1维持高电位，所述第一开关K1继续导通，所述第二开关控制信号SW2切换至低电位，所述第二开关K2断开，所述第三开关控制信号SW3切换至高电位，所述第三开关K3导通，所述第二参考电压Vref2对所述参考电容C4充电，使得所述参考电压C4的电压变为第二参考电压Vref2，而所述寄生电容C2的电压维持在第一参考电压Vref1，所述第四薄膜晶体管T4继续断开。
在所述反向电容侦测第三阶段203，所述切换开关K0的第一端与第二端继续导通，所述第一控制信号WR维持低电位，所述第一薄膜晶体管T1和第二薄膜晶体管T2维持断开，所述第二控制信号RD切换至高电位，所述第三薄膜晶体管T3导通，所述发光控制信号EM维持高电位，所述第五薄膜晶体管T5导通，所述第一开关控制信号SW1切换至低电位，所述第一开关K1断开，所述第二开关控制信号SW2维持低电位，所述第二开关K2断开，所述第三开关控制信号SW3维持高电位，所述第三开关K3导通，所述第四薄膜晶体管T4仍保持关闭；所述参考电容C4维持第二参考电压Vref2，所述寄生电容C2被充电也被充电至第二参考电压Vref2，所述模数转换器采集所述运算放大器U1的输出端的电压Vout，并根据所述运算放大器U1的输出端的电压Vout得出所述寄生电容C2的反向电容值，具体计算方法为：
（Vref2-Vref1）×C2=（Vout-Vref2）×C3，读取电容C3的大小为预设的已知量，最后再从预设的查找表中根据所述寄生电容C2的反向电容值查找到对应的有机发光二极管D1的补偿电压（所述寄生电容C2的反向电容值与有机发光二极管D1的跨压成反比），对所述有机发光二极管D1进行老化补偿。
进一步地，为了保证侦测到的电容值为所述寄生电容C2的反向电容值，本发明还设置了所述第二电位OVSSH大于第二参考电压Vref2。
综上所述，本发明提供了一种OLED像素驱动电路，包括：子像素驱动模块及与所述子像素驱动电路电性连接的驱动补偿模块，所述驱动补偿模块既能够侦测驱动薄膜晶体管的阈值电压，也能够侦测有机发光二极管的反向电容，还能够驱动所述有机发光二极管发光，且数据线的数量较少。
以上所述，对于本领域的普通技术人员来说，可以根据本发明的技术方案和技术构思作出其他各种相应的改变和变形，而所有这些改变和变形都应属于本发明权利要求的保护范围。

Claims (18)

  1. 一种OLED像素驱动电路，用于OLED显示装置，所述OLED像素驱动电路包括：子像素驱动模块及与所述子像素驱动模块电性连接的驱动补偿模块；
    所述OLED像素驱动电路的工作状态包括：显示状态、第一侦测状态及第二侦测状态；
    所述子像素驱动模块包括：有机发光二极管、连接所述有机发光二极管两端的寄生电容及用于驱动有机发光二极管工作的第四薄膜晶体管；
    所述驱动补偿模块用于在显示状态下为所述子像素驱动模块提供数据信号以驱动所述有机发光二极管发光，在第一侦测状态下侦测所述第四薄膜晶体管的阈值电压，在第二侦测状态下侦测所述寄生电容的反向电容值；
    所述子像素驱动模块还包括：第一薄膜晶体管、第二薄膜晶体管、第三薄膜晶体管、第五薄膜晶体管、存储电容及参考电容；
    所述第一薄膜晶体管的栅极接入第一控制信号，源极接入电源电压，漏极电性连接第一节点；
    所述第二薄膜晶体管的栅极接入第一控制信号，源极电性连接第一节点，漏极接地；
    所述第三薄膜晶体管的栅极接入第二控制信号，源极电性连接第二节点，漏极电性连接第三节点；
    所述第四薄膜晶体管的栅极电性连接第一节点，源极接入电源电压，漏极电性连接第二节点；
    所述第五薄膜晶体管的栅极接入发光控制信号，源极电性连接第二节点，漏极电性连接有机发光二极管的阳极；
    所述存储电容的第一端电性连接第一节点，第二端电性连接第二节点；
    所述寄生电容的第一端电性连接有机发二极管的阳极，第二端电性连接有机发光二极管的阴极；
    所述参考电容的第一端电性连接驱动补偿模块，第二端接地；
    所述有机发光二极管的阴极接入公共接地电压；
    所述驱动补偿模块内置于所述OLED显示装置的驱动IC内。
  2. 如权利要求1所述的OLED像素驱动电路，其中所述驱动补偿模块包括：切换开关、第一开关、第二开关、第三开关、运算放大器、读取电容、模数转换器及数模转换器；
    所述切换开关受切换开关信号控制，所述切换开关的第一端电性连接参考电容的第一端，第二端电性连接运算放大器的反相输入端，第三端电性连接数模转换器；
    所述第一开关受第一开关信号控制，所述第一开关的第一端电性连接运算放大器的反相输入端，第二端电性连接运算放大器的输出端；
    所述第二开关受第二开关信号控制，所述第二开关的第一端电性连接运算放大器的同相输入端，第二端接入第一参考电压；
    所述第三开关受第三开关信号控制，所述第三开关第一端电性连接运算放大器的同相输入端，第二端接入第二参考电压；
    所述读取电容的第一端电性连接运算放大器的反相输入端，第二端电性连接运算放大器的输出端。
  3. 如权利要求2所述的OLED像素驱动电路，其中所述第二参考电压大于第一参考电压；
    在显示状态和第一侦测状态下，所述公共接地电压为第一电位；
    在第二侦测状态下，所述公共接地电压为第二电位，所述第二电位大于第一电位。
  4. 如权利要求3所述的OLED像素驱动电路，其中所述第二电位大于第二参考电压。
  5. 如权利要求2所述的OLED像素驱动电路，其中所述OLED像素驱动电路的第一侦测状态依次包括阈值电压侦测第一阶段及阈值电压侦测第二阶段；
    所述阈值电压侦测第一阶段，所述切换开关的第一端与第三端导通，所述第一薄膜晶体管、第二薄膜晶体管及第三薄膜晶体管导通，所述第五薄膜晶体管断开，所述数模转换器输出感测信号；
    所述阈值电压侦测第二阶段，所述切换开关的第一端与第二端导通，所述第三薄膜晶体管、第四薄膜晶体管、第五薄膜晶体管及第一开关导通，所述第一薄膜晶体管、第二薄膜晶体管、第二开关及第三开关断开。
  6. 如权利要求2所述的OLED像素驱动电路，其中所述OLED像素驱动电路的第二侦测状态依次包括反向电容侦测第一阶段、反向电容侦测第二阶段及反向电容侦测第三阶段；
    在所述反向电容侦测第一阶段，所述切换开关的第一端与第二端导通，所述第一薄膜晶体管、第二薄膜晶体管、第三薄膜晶体管、第五薄膜晶体管、第一开关及第二开关均导通，所述第四薄膜晶体管及第三开关断开；
    在所述反向电容侦测第二阶段，所述切换开关的第一端与第二端导通，所述第五薄膜晶体管、第一开关及第三开关均导通，所述第一薄膜晶体管、第二薄膜晶体管、第三薄膜晶体管、第四薄膜晶体管及第二开关均断开；
    在所述反向电容侦测第三阶段，所述切换开关的第一端与第二端导通，所述第三薄膜晶体管、第五薄膜晶体管及第三开关均导通，所述第一薄膜晶体管、第二薄膜晶体管、第四薄膜晶体管、第一开关及第二开关均断开。
  7. 如权利要求2所述的OLED像素驱动电路，其中所述OLED像素驱动电路的显示状态依次包括：数据写入阶段和发光阶段；
    在所述数据写入阶段，所述切换开关的第一端与第三端导通，所述第一薄膜晶体管、第二薄膜晶体管及第三薄膜晶体管导通，所述第五薄膜晶体管断开，所述数模转换器输出数据信号；
    在发光阶段，所述切换开关的第一端与第三端导通，所述第四薄膜晶体管及第五薄膜晶体管导通，所述第一薄膜晶体管、第二薄膜晶体管及第三薄膜晶体管断开，有机发光二极管发光。
  8. 如权利要求6所述的OLED像素驱动电路，其中在所述反向电容侦测第一阶段，通过调节所述第一薄膜晶体管的电阻值与第二薄膜晶体管的电阻值，使得所述第一节点的电压与所述第一参考电压之间的电压差小于第四薄膜晶体管的阈值电压。
  9. 一种OLED像素驱动电路，用于OLED显示装置，所述OLED像素驱动电路包括：子像素驱动模块及与所述子像素驱动模块电性连接的驱动补偿模块；
    所述OLED像素驱动电路的工作状态包括：显示状态、第一侦测状态及第二侦测状态；
    所述子像素驱动模块包括：有机发光二极管、连接所述有机发光二极管两端的寄生电容及用于驱动有机发光二极管工作的第四薄膜晶体管；
    所述驱动补偿模块用于在显示状态下为所述子像素驱动模块提供数据信号以驱动所述有机发光二极管发光，在第一侦测状态下侦测所述第四薄膜晶体管的阈值电压，在第二侦测状态下侦测所述寄生电容的反向电容值。
  10. 如权利要求9所述的OLED像素驱动电路，其中所述子像素驱动模块还包括：第一薄膜晶体管、第二薄膜晶体管、第三薄膜晶体管、第五薄膜晶体管、存储电容及参考电容；
    所述第一薄膜晶体管的栅极接入第一控制信号，源极接入电源电压，漏极电性连接第一节点；
    所述第二薄膜晶体管的栅极接入第一控制信号，源极电性连接第一节点，漏极接地；
    所述第三薄膜晶体管的栅极接入第二控制信号，源极电性连接第二节点，漏极电性连接第三节点；
    所述第四薄膜晶体管的栅极电性连接第一节点，源极接入电源电压，漏极电性连接第二节点；
    所述第五薄膜晶体管的栅极接入发光控制信号，源极电性连接第二节点，漏极电性连接有机发光二极管的阳极；
    所述存储电容的第一端电性连接第一节点，第二端电性连接第二节点；
    所述寄生电容的第一端电性连接有机发二极管的阳极，第二端电性连接有机发光二极管的阴极；
    所述参考电容的第一端电性连接驱动补偿模块，第二端接地；
    所述有机发光二极管的阴极接入公共接地电压。
  11. 如权利要求10所述的OLED像素驱动电路，其中所述驱动补偿模块包括：切换开关、第一开关、第二开关、第三开关、运算放大器、读取电容、模数转换器及数模转换器；
    所述切换开关受切换开关信号控制，所述切换开关的第一端电性连接参考电容的第一端，第二端电性连接运算放大器的反相输入端，第三端电性连接数模转换器；
    所述第一开关受第一开关信号控制，所述第一开关的第一端电性连接运算放大器的反相输入端，第二端电性连接运算放大器的输出端；
    所述第二开关受第二开关信号控制，所述第二开关的第一端电性连接运算放大器的同相输入端，第二端接入第一参考电压；
    所述第三开关受第三开关信号控制，所述第三开关第一端电性连接运算放大器的同相输入端，第二端接入第二参考电压；
    所述读取电容的第一端电性连接运算放大器的反相输入端，第二端电性连接运算放大器的输出端。
  12. 如权利要求9所述的OLED像素驱动电路，其中所述驱动补偿模块内置于所述OLED显示装置的驱动IC内。
  13. 如权利要求11所述的OLED像素驱动电路，其中所述第二参考电压大于第一参考电压；
    在显示状态和第一侦测状态下，所述公共接地电压为第一电位；
    在第二侦测状态下，所述公共接地电压为第二电位，所述第二电位大于第一电位。
  14. 如权利要求13所述的OLED像素驱动电路，其中所述第二电位大于第二参考电压。
  15. 如权利要求11所述的OLED像素驱动电路，其中所述OLED像素驱动电路的第一侦测状态依次包括阈值电压侦测第一阶段及阈值电压侦测第二阶段；
    所述阈值电压侦测第一阶段，所述切换开关的第一端与第三端导通，所述第一薄膜晶体管、第二薄膜晶体管及第三薄膜晶体管导通，所述第五薄膜晶体管断开，所述数模转换器输出感测信号；
    所述阈值电压侦测第二阶段，所述切换开关的第一端与第二端导通，所述第三薄膜晶体管、第四薄膜晶体管、第五薄膜晶体管及第一开关导通，所述第一薄膜晶体管、第二薄膜晶体管、第二开关及第三开关断开。
  16. 如权利要求11所述的OLED像素驱动电路，其中所述OLED像素驱动电路的第二侦测状态依次包括反向电容侦测第一阶段、反向电容侦测第二阶段及反向电容侦测第三阶段；
    在所述反向电容侦测第一阶段，所述切换开关的第一端与第二端导通，所述第一薄膜晶体管、第二薄膜晶体管、第三薄膜晶体管、第五薄膜晶体管、第一开关及第二开关均导通，所述第四薄膜晶体管及第三开关断开；
    在所述反向电容侦测第二阶段，所述切换开关的第一端与第二端导通，所述第五薄膜晶体管、第一开关及第三开关均导通，所述第一薄膜晶体管、第二薄膜晶体管、第三薄膜晶体管、第四薄膜晶体管及第二开关均断开；
    在所述反向电容侦测第三阶段，所述切换开关的第一端与第二端导通，所述第三薄膜晶体管、第五薄膜晶体管及第三开关均导通，所述第一薄膜晶体管、第二薄膜晶体管、第四薄膜晶体管、第一开关及第二开关均断开。
  17. 如权利要求11所述的OLED像素驱动电路，其中所述OLED像素驱动电路的显示状态依次包括：数据写入阶段和发光阶段；
    在所述数据写入阶段，所述切换开关（K0）的第一端与第三端导通，所述第一薄膜晶体管、第二薄膜晶体管及第三薄膜晶体管导通，所述第五薄膜晶体管断开，所述数模转换器输出数据信号；
    在发光阶段，所述切换开关的第一端与第三端导通，所述第四薄膜晶体管及第五薄膜晶体管导通，所述第一薄膜晶体管、第二薄膜晶体管及第三薄膜晶体管断开，有机发光二极管发光。
  18. 如权利要求16所述的OLED像素驱动电路，其中在所述反向电容侦测第一阶段，通过调节所述第一薄膜晶体管的电阻值与第二薄膜晶体管的电阻值，使得所述第一节点的电压与所述第一参考电压之间的电压差小于第四薄膜晶体管的阈值电压。
PCT/CN2018/113281 2018-05-29 2018-11-01 Oled像素驱动电路 WO2019227849A1 (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201810531898.3 2018-05-29
CN201810531898.3A CN108399889B (zh) 2018-05-29 2018-05-29 Oled像素驱动电路

Publications (1)

Publication Number Publication Date
WO2019227849A1 true WO2019227849A1 (zh) 2019-12-05

Family

ID=63101440

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2018/113281 WO2019227849A1 (zh) 2018-05-29 2018-11-01 Oled像素驱动电路

Country Status (2)

Country Link
CN (1) CN108399889B (zh)
WO (1) WO2019227849A1 (zh)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108399889B (zh) * 2018-05-29 2020-04-07 深圳市华星光电技术有限公司 Oled像素驱动电路
CN109545140B (zh) * 2018-12-13 2020-11-10 昆山国显光电有限公司 像素补偿电路、方法及显示装置
CN111640392A (zh) * 2019-03-01 2020-09-08 西安诺瓦电子科技有限公司 显示屏控制方法、系统和显示控制卡
CN109859691B (zh) * 2019-03-25 2021-01-15 深圳市华星光电半导体显示技术有限公司 电路及其补偿方法
CN111292694B (zh) * 2020-02-18 2021-06-01 深圳市华星光电半导体显示技术有限公司 像素驱动电路及其驱动方法、显示面板
CN111681601A (zh) * 2020-06-02 2020-09-18 武汉华星光电半导体显示技术有限公司 一种显示装置
CN111554220A (zh) * 2020-06-04 2020-08-18 京东方科技集团股份有限公司 感测电路及其校正方法、像素驱动模组及其感测方法
CN117678009A (zh) * 2022-05-30 2024-03-08 京东方科技集团股份有限公司 像素电路、像素电路的驱动方法以及显示装置

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101523470A (zh) * 2006-08-15 2009-09-02 伊格尼斯创新有限公司 有机发光二极管亮度退化补偿
CN104424893A (zh) * 2013-08-30 2015-03-18 乐金显示有限公司 有机发光显示设备
CN105280140A (zh) * 2015-11-24 2016-01-27 深圳市华星光电技术有限公司 感测电路与相应的oled显示设备
CN105321456A (zh) * 2014-07-10 2016-02-10 乐金显示有限公司 能够感测有机发光二极管退化的有机发光显示器
CN107424567A (zh) * 2017-09-06 2017-12-01 深圳市华星光电半导体显示技术有限公司 Oled像素驱动电路及oled显示装置
CN107424566A (zh) * 2017-09-06 2017-12-01 深圳市华星光电半导体显示技术有限公司 Oled像素驱动电路及oled显示装置
CN108399889A (zh) * 2018-05-29 2018-08-14 深圳市华星光电技术有限公司 Oled像素驱动电路

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2011086597A1 (ja) * 2010-01-13 2011-07-21 パナソニック株式会社 表示装置及びその駆動方法
KR102037052B1 (ko) * 2013-09-25 2019-10-28 엘지디스플레이 주식회사 유기발광다이오드 표시장치 및 그 구동방법
KR102411075B1 (ko) * 2015-08-24 2022-06-21 삼성디스플레이 주식회사 화소 회로 및 이를 포함하는 유기 발광 표시 장치
CN105895020B (zh) * 2016-06-02 2019-07-02 深圳市华星光电技术有限公司 Oled显示装置驱动系统及oled显示装置驱动方法
CN106097943B (zh) * 2016-08-08 2018-06-01 深圳市华星光电技术有限公司 Oled驱动薄膜晶体管的阈值电压侦测方法
CN106782320B (zh) * 2016-12-29 2019-02-19 深圳市华星光电技术有限公司 Oled驱动薄膜晶体管的阈值电压侦测方法

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101523470A (zh) * 2006-08-15 2009-09-02 伊格尼斯创新有限公司 有机发光二极管亮度退化补偿
CN104424893A (zh) * 2013-08-30 2015-03-18 乐金显示有限公司 有机发光显示设备
CN105321456A (zh) * 2014-07-10 2016-02-10 乐金显示有限公司 能够感测有机发光二极管退化的有机发光显示器
CN105280140A (zh) * 2015-11-24 2016-01-27 深圳市华星光电技术有限公司 感测电路与相应的oled显示设备
CN107424567A (zh) * 2017-09-06 2017-12-01 深圳市华星光电半导体显示技术有限公司 Oled像素驱动电路及oled显示装置
CN107424566A (zh) * 2017-09-06 2017-12-01 深圳市华星光电半导体显示技术有限公司 Oled像素驱动电路及oled显示装置
CN108399889A (zh) * 2018-05-29 2018-08-14 深圳市华星光电技术有限公司 Oled像素驱动电路

Also Published As

Publication number Publication date
CN108399889B (zh) 2020-04-07
CN108399889A (zh) 2018-08-14

Similar Documents

Publication Publication Date Title
WO2019227849A1 (zh) Oled像素驱动电路
JP6799166B2 (ja) Ａｍｏｌｅｄ画素駆動回路および駆動方法
US10332451B2 (en) AMOLED pixel driver circuit and pixel driving method
WO2016119304A1 (zh) Amoled像素驱动电路及像素驱动方法
WO2018133144A1 (zh) Amoled像素驱动系统及amoled像素驱动方法
WO2018152893A1 (zh) Oled像素驱动电路及oled显示装置
US9947271B2 (en) Threshold voltage detection circuit for OLED display device
WO2018068393A1 (zh) Oled像素混合补偿电路及混合补偿方法
KR102277713B1 (ko) 센싱회로 및 이를 포함하는 유기발광표시장치
US20200051499A1 (en) Display device
WO2016155087A1 (zh) Amoled像素驱动电路及像素驱动方法
WO2016145693A1 (zh) Amoled像素驱动电路及像素驱动方法
WO2018045659A1 (zh) Amoled像素驱动电路及像素驱动方法
WO2016155053A1 (zh) Amoled像素驱动电路及像素驱动方法
WO2017020360A1 (zh) Amoled像素驱动电路及像素驱动方法
WO2016119305A1 (zh) Amoled像素驱动电路及像素驱动方法
WO2019047386A1 (zh) Oled像素驱动电路及oled显示装置
KR20150025953A (ko) 유기 발광 표시 장치
WO2014046029A1 (ja) データ線駆動回路、それを備える表示装置、およびデータ線駆動方法
TWI424413B (zh) 主動矩陣有機發光二極體顯示器之像素電路
WO2020015337A1 (zh) 像素驱动电路感测方法及像素驱动电路
WO2019033516A1 (zh) 用于oled显示设备的像素驱动电路、oled显示设备
WO2019242147A1 (zh) Amoled像素驱动电路及驱动方法
CN109584805A (zh) Oled显示装置及其驱动薄膜晶体管电性侦测方法
WO2019037302A1 (zh) 像素内部补偿电路及驱动方法

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 18920512

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 18920512

Country of ref document: EP

Kind code of ref document: A1