WO2018200934A1 - Amplifier offset cancellation using amplifier supply voltage - Google Patents

Amplifier offset cancellation using amplifier supply voltage Download PDF

Info

Publication number
WO2018200934A1
WO2018200934A1 PCT/US2018/029752 US2018029752W WO2018200934A1 WO 2018200934 A1 WO2018200934 A1 WO 2018200934A1 US 2018029752 W US2018029752 W US 2018029752W WO 2018200934 A1 WO2018200934 A1 WO 2018200934A1
Authority
WO
WIPO (PCT)
Prior art keywords
signal
amplifier
power supply
supply voltage
audio
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/US2018/029752
Other languages
French (fr)
Inventor
Graeme Gordon Mackay
Lei Zhu
Ku HE
Vamsikrishna Parupalli
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Cirrus Logic International Semiconductor Ltd
Original Assignee
Cirrus Logic International Semiconductor Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Cirrus Logic International Semiconductor Ltd filed Critical Cirrus Logic International Semiconductor Ltd
Priority to US16/348,824 priority Critical patent/US10797651B2/en
Priority to KR1020197035142A priority patent/KR102374791B1/en
Priority to CN201880031710.7A priority patent/CN110637413B/en
Priority to GB1915595.1A priority patent/GB2576649B/en
Publication of WO2018200934A1 publication Critical patent/WO2018200934A1/en
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
    • H03F3/45—Differential amplifiers
    • H03F3/45071—Differential amplifiers with semiconductor devices only
    • H03F3/45479—Differential amplifiers with semiconductor devices only characterised by the way of common mode signal rejection
    • H03F3/45632—Differential amplifiers with semiconductor devices only characterised by the way of common mode signal rejection in differential amplifiers with FET transistors as the active amplifying circuit
    • H03F3/45744—Differential amplifiers with semiconductor devices only characterised by the way of common mode signal rejection in differential amplifiers with FET transistors as the active amplifying circuit by offset reduction
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
    • H03F1/02—Modifications of amplifiers to raise the efficiency, e.g. gliding Class A stages, use of an auxiliary oscillation
    • H03F1/0205—Modifications of amplifiers to raise the efficiency, e.g. gliding Class A stages, use of an auxiliary oscillation in transistor amplifiers
    • H03F1/0211—Modifications of amplifiers to raise the efficiency, e.g. gliding Class A stages, use of an auxiliary oscillation in transistor amplifiers with control of the supply voltage or current
    • H03F1/0216—Continuous control
    • H03F1/0233—Continuous control by using a signal derived from the output signal, e.g. bootstrapping the voltage supply
    • G—PHYSICS
    • G05—CONTROLLING; REGULATING
    • G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
    • G05F1/00—Automatic systems in which deviations of an electric quantity from one or more predetermined values are detected at the output of the system and fed back to a device within the system to restore the detected quantity to its predetermined value or values, i.e. retroactive systems
    • G05F1/10—Regulating voltage or current 
    • G05F1/46—Regulating voltage or current  wherein the variable actually regulated by the final control device is DC
    • G05F1/56—Regulating voltage or current  wherein the variable actually regulated by the final control device is DC using semiconductor devices in series with the load as final control devices
    • G05F1/565—Regulating voltage or current  wherein the variable actually regulated by the final control device is DC using semiconductor devices in series with the load as final control devices sensing a condition of the system or its load in addition to means responsive to deviations in the output of the system, e.g. current, voltage, power factor
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
    • H03F1/02—Modifications of amplifiers to raise the efficiency, e.g. gliding Class A stages, use of an auxiliary oscillation
    • H03F1/0205—Modifications of amplifiers to raise the efficiency, e.g. gliding Class A stages, use of an auxiliary oscillation in transistor amplifiers
    • H03F1/0211—Modifications of amplifiers to raise the efficiency, e.g. gliding Class A stages, use of an auxiliary oscillation in transistor amplifiers with control of the supply voltage or current
    • H03F1/0216—Continuous control
    • H03F1/0222—Continuous control by using a signal derived from the input signal
    • H03F1/0227—Continuous control by using a signal derived from the input signal using supply converters
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
    • H03F1/02—Modifications of amplifiers to raise the efficiency, e.g. gliding Class A stages, use of an auxiliary oscillation
    • H03F1/0205—Modifications of amplifiers to raise the efficiency, e.g. gliding Class A stages, use of an auxiliary oscillation in transistor amplifiers
    • H03F1/0211—Modifications of amplifiers to raise the efficiency, e.g. gliding Class A stages, use of an auxiliary oscillation in transistor amplifiers with control of the supply voltage or current
    • H03F1/0244—Stepped control
    • H03F1/025—Stepped control by using a signal derived from the input signal
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
    • H03F1/30—Modifications of amplifiers to reduce influence of variations of temperature or supply voltage or other physical parameters
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
    • H03F1/32—Modifications of amplifiers to reduce non-linear distortion
    • H03F1/3223—Modifications of amplifiers to reduce non-linear distortion using feed-forward
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
    • H03F1/32—Modifications of amplifiers to reduce non-linear distortion
    • H03F1/3241—Modifications of amplifiers to reduce non-linear distortion using predistortion circuits
    • H03F1/3264—Modifications of amplifiers to reduce non-linear distortion using predistortion circuits in audio amplifiers
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
    • H03F3/181—Low-frequency amplifiers, e.g. audio preamplifiers
    • H03F3/183—Low-frequency amplifiers, e.g. audio preamplifiers with semiconductor devices only
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
    • H03F3/181—Low-frequency amplifiers, e.g. audio preamplifiers
    • H03F3/183—Low-frequency amplifiers, e.g. audio preamplifiers with semiconductor devices only
    • H03F3/187—Low-frequency amplifiers, e.g. audio preamplifiers with semiconductor devices only in integrated circuits
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
    • H03F3/20—Power amplifiers, e.g. Class B amplifiers, Class C amplifiers
    • H03F3/21—Power amplifiers, e.g. Class B amplifiers, Class C amplifiers with semiconductor devices only
    • H03F3/213—Power amplifiers, e.g. Class B amplifiers, Class C amplifiers with semiconductor devices only in integrated circuits
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
    • H03F3/45—Differential amplifiers
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
    • H03F3/45—Differential amplifiers
    • H03F3/45071—Differential amplifiers with semiconductor devices only
    • H03F3/45076—Differential amplifiers with semiconductor devices only characterised by the way of implementation of the active amplifying circuit in the differential amplifier
    • H03F3/45475—Differential amplifiers with semiconductor devices only characterised by the way of implementation of the active amplifying circuit in the differential amplifier using IC blocks as the active amplifying circuit
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
    • H03F3/45—Differential amplifiers
    • H03F3/45071—Differential amplifiers with semiconductor devices only
    • H03F3/45479—Differential amplifiers with semiconductor devices only characterised by the way of common mode signal rejection
    • H03F3/45928—Differential amplifiers with semiconductor devices only characterised by the way of common mode signal rejection using IC blocks as the active amplifying circuit
    • H03F3/45968—Differential amplifiers with semiconductor devices only characterised by the way of common mode signal rejection using IC blocks as the active amplifying circuit by offset reduction
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
    • H03F3/45—Differential amplifiers
    • H03F3/45071—Differential amplifiers with semiconductor devices only
    • H03F3/45479—Differential amplifiers with semiconductor devices only characterised by the way of common mode signal rejection
    • H03F3/45928—Differential amplifiers with semiconductor devices only characterised by the way of common mode signal rejection using IC blocks as the active amplifying circuit
    • H03F3/45968—Differential amplifiers with semiconductor devices only characterised by the way of common mode signal rejection using IC blocks as the active amplifying circuit by offset reduction
    • H03F3/45973—Differential amplifiers with semiconductor devices only characterised by the way of common mode signal rejection using IC blocks as the active amplifying circuit by offset reduction by using a feedback circuit
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
    • H03F3/45—Differential amplifiers
    • H03F3/45071—Differential amplifiers with semiconductor devices only
    • H03F3/45479—Differential amplifiers with semiconductor devices only characterised by the way of common mode signal rejection
    • H03F3/45928—Differential amplifiers with semiconductor devices only characterised by the way of common mode signal rejection using IC blocks as the active amplifying circuit
    • H03F3/45968—Differential amplifiers with semiconductor devices only characterised by the way of common mode signal rejection using IC blocks as the active amplifying circuit by offset reduction
    • H03F3/45982—Differential amplifiers with semiconductor devices only characterised by the way of common mode signal rejection using IC blocks as the active amplifying circuit by offset reduction by using a feedforward circuit
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F2200/00—Indexing scheme relating to amplifiers
    • H03F2200/03—Indexing scheme relating to amplifiers the amplifier being designed for audio applications
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F2200/00—Indexing scheme relating to amplifiers
    • H03F2200/375—Circuitry to compensate the offset being present in an amplifier
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F2200/00—Indexing scheme relating to amplifiers
    • H03F2200/511—Many discrete supply voltages or currents or voltage levels can be chosen by a control signal in an IC-block amplifier circuit
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F2203/00—Indexing scheme relating to amplifiers with only discharge tubes or only semiconductor devices as amplifying elements covered by H03F3/00
    • H03F2203/45—Indexing scheme relating to differential amplifiers
    • H03F2203/45022—One or more added resistors to the amplifying transistors in the differential amplifier
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F2203/00—Indexing scheme relating to amplifiers with only discharge tubes or only semiconductor devices as amplifying elements covered by H03F3/00
    • H03F2203/45—Indexing scheme relating to differential amplifiers
    • H03F2203/45042—One or more resistors are added or changed as balancing to reduce the offset of the dif amp
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F2203/00—Indexing scheme relating to amplifiers with only discharge tubes or only semiconductor devices as amplifying elements covered by H03F3/00
    • H03F2203/45—Indexing scheme relating to differential amplifiers
    • H03F2203/45152—Balancing means being added at the input of a dif amp to reduce the offset of the dif amp
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F2203/00—Indexing scheme relating to amplifiers with only discharge tubes or only semiconductor devices as amplifying elements covered by H03F3/00
    • H03F2203/45—Indexing scheme relating to differential amplifiers
    • H03F2203/45212—Indexing scheme relating to differential amplifiers the differential amplifier being designed to have a reduced offset
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F2203/00—Indexing scheme relating to amplifiers with only discharge tubes or only semiconductor devices as amplifying elements covered by H03F3/00
    • H03F2203/45—Indexing scheme relating to differential amplifiers
    • H03F2203/45528—Indexing scheme relating to differential amplifiers the FBC comprising one or more passive resistors and being coupled between the LC and the IC
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F2203/00—Indexing scheme relating to amplifiers with only discharge tubes or only semiconductor devices as amplifying elements covered by H03F3/00
    • H03F2203/45—Indexing scheme relating to differential amplifiers
    • H03F2203/45588—Indexing scheme relating to differential amplifiers the IC comprising offset compensating means
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F2203/00—Indexing scheme relating to amplifiers with only discharge tubes or only semiconductor devices as amplifying elements covered by H03F3/00
    • H03F2203/45—Indexing scheme relating to differential amplifiers
    • H03F2203/45594—Indexing scheme relating to differential amplifiers the IC comprising one or more resistors, which are not biasing resistor
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F2203/00—Indexing scheme relating to amplifiers with only discharge tubes or only semiconductor devices as amplifying elements covered by H03F3/00
    • H03F2203/45—Indexing scheme relating to differential amplifiers
    • H03F2203/45596—Indexing scheme relating to differential amplifiers the IC comprising one or more biasing resistors
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F2203/00—Indexing scheme relating to amplifiers with only discharge tubes or only semiconductor devices as amplifying elements covered by H03F3/00
    • H03F2203/45—Indexing scheme relating to differential amplifiers
    • H03F2203/45601—Indexing scheme relating to differential amplifiers the IC comprising one or more passive resistors by feedback
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F2203/00—Indexing scheme relating to amplifiers with only discharge tubes or only semiconductor devices as amplifying elements covered by H03F3/00
    • H03F2203/45—Indexing scheme relating to differential amplifiers
    • H03F2203/45681—Indexing scheme relating to differential amplifiers the LC comprising offset compensating means

Definitions

  • the present disclosure relates in general to circuits for audio devices, including without limitation personal audio devices such as wireless telephones and media players, and more specifically, to cancelling amplifier offset by applying a transfer function to an amplifier supply voltage.
  • Personal audio devices including wireless telephones, such as mobile/cellular telephones, cordless telephones, mp3 players, and other consumer audio devices, are in widespread use.
  • Such personal audio devices may include circuitry for driving a pair of headphones or one or more speakers.
  • Such circuitry often includes a power amplifier for driving an audio output signal to headphones or speakers.
  • a power amplifier is implemented using, in addition to other circuit elements (e.g., operational amplifiers, etc.), impedances (e.g., electrical resistances) to set a gain of the power amplifier.
  • impedances e.g., electrical resistances
  • mismatches among such resistors may lead to the amplifier having an offset that is applied to the signal to be amplified, and such offset may also be amplified by the amplifier itself, further exacerbating the presence of offset.
  • a method for power supply rejection for an amplifier may include generating a correction signal by multiplying a quantity indicative of a power supply voltage of the amplifier by a transfer function defining a response from the power supply voltage of the amplifier to an output signal of the amplifier and subtracting the correction signal from a signal within a signal path of a circuit comprising the amplifier.
  • a system for power supply rejection for an amplifier may include an input configured to receive a quantity indicative of a power supply voltage of the amplifier and control logic configured to generate a correction signal by multiplying the quantity indicative of the power supply voltage by a transfer function defining a response from the power supply voltage of the amplifier to an output signal of the amplifier and subtract the correction signal from a signal within a signal path of a circuit comprising the amplifier.
  • FIGURE 1 is an illustration of an example personal audio device, in accordance with embodiments of the present disclosure
  • FIGURE 2 is a block diagram of selected components of an example audio integrated circuit of a personal audio device, in accordance with embodiments of the present disclosure
  • FIGURE 3 is a block diagram of selected components of another example audio integrated circuit of a personal audio device, in accordance with embodiments of the present disclosure
  • FIGURE 4 is a block diagram of selected components of another example audio integrated circuit of a personal audio device, in accordance with embodiments of the present disclosure
  • FIGURE 5 is a block diagram of selected components of another example audio integrated circuit of a personal audio device, in accordance with embodiments of the present disclosure
  • FIGURE 6 is a block diagram of selected components of another example audio integrated circuit of a personal audio device, in accordance with embodiments of the present disclosure.
  • FIGURE 7 is a block diagram of selected components of an example circuit for amplifying and converting an analog input signal into a digital output signal, in accordance with embodiments of the present disclosure
  • FIGURE 8 is a block diagram of selected components of another example circuit for amplifying and converting an analog input signal into a digital output signal, in accordance with embodiments of the present disclosure.
  • FIGURE 9 is a block diagram of selected components of another example circuit for amplifying and converting an analog input signal into a digital output signal, in accordance with embodiments of the present disclosure.
  • an integrated circuit for use in an audio device may include a signal path having a digital path portion (e.g., an audio compressor) and an analog path portion (e.g., an audio expander).
  • the analog path portion may include a TCFC amplifier to receive an analog signal generated by the digital path portion and apply a gain to the analog signal to generate an output signal, wherein said output signal may be communicated to a loudspeaker for playback and/or to other circuitry for processing.
  • FIGURE 1 is an illustration of an example personal audio device 1, in accordance with embodiments of the present disclosure.
  • FIGURE 1 depicts personal audio device 1 coupled to a headset 3 in the form of a pair of earbud speakers 8 A and 8B.
  • Headset 3 depicted in FIGURE 1 is merely an example, and it is understood that personal audio device 1 may be used in connection with a variety of audio transducers, including without limitation, headphones, earbuds, in-ear earphones, and external speakers.
  • a plug 4 may provide for connection of headset 3 to an electrical terminal of personal audio device 1.
  • Personal audio device 1 may provide a display to a user and receive user input using a touch screen 2, or alternatively, a standard liquid crystal display (LCD) may be combined with various buttons, sliders, and/or dials disposed on the face and/or sides of personal audio device 1.
  • personal audio device 1 may include an audio integrated circuit (IC) 9 for generating an analog audio signal for transmission to headset 3 and/or another audio transducer.
  • IC audio integrated circuit
  • FIGURE 2 is a block diagram of selected components of an example audio IC 9A of a personal audio device, in accordance with embodiments of the present disclosure.
  • example audio IC 9 A may be used to implement audio IC 9 of FIGURE 1.
  • a microcontroller core 18 may supply a digital audio input signal DIG_IN to a combiner 24 which may subtract a digital correction signal CORR from digital audio input signal DIG_IN to generate a corrected digital audio input signal.
  • Such corrected digital audio input signal may be received by a digital-to- analog converter (DAC) 14, which may convert the digital audio input signal to an intermediate analog signal VIN.
  • DAC digital-to- analog converter
  • DAC 14 may supply intermediate analog signal VIN to an amplifier 16 which may amplify or attenuate audio input signal VIN in conformity with a gain to provide an audio output signal VOUT, which may operate a speaker, headphone transducer, a line level signal output, and/or other suitable output.
  • Amplifier 16 may comprise an operational amplifier 22, input resistors 28, and feedback resistors 30 coupled together as shown in FIGURE 2.
  • Amplifier 16 may include any suitable circuit for amplifying an electrical signal, including without limitation a Class-AB amplifier, a Class-D amplifier, a Class-G amplifier, a Class-H amplifier, or any suitable combination thereof.
  • resistors 28 and 30 may set a gain for amplifier 16.
  • resistors 28 and 30 are depicted in FIGURE 2 as having fixed resistances for the purpose of descriptive clarity, in some embodiments, resistors 28 and/or resistors 30 may have variable, controllable resistances which may be varied to control a variable gain of amplifier 16. Due to mismatches among resistors 28 and/or resistors 30, an offset may be created at the input terminals of operational amplifier 22 in the absence of control circuitry for cancelling such offset. Such offset may be cancelled by offset correction control circuit 20A, as described in greater detail below.
  • amplifier 16 may be supplied electrical energy from signal-variant power supply 10.
  • Signal-variant power supply 10 may output a variable supply voltage VSUPPLY based on one or more control signals VOLTAGE CONTROL communicated from supply voltage control circuit 21, as described in greater detail below.
  • Supply voltage VSUPPLY output by signal-variant power supply 10 may be selected from a plurality of discrete voltages (e.g., as in a Class-G amplifier), or may include an infinite number of voltages between a minimum and maximum voltage (e.g., as in a Class-H amplifier).
  • Signal-variant power supply 10 may comprise any suitable power supply for supplying electrical energy to a load, including without limitation, a boost converter power supply, a buck converter power supply, a buck-boost converter power supply, and a linear power supply.
  • Supply voltage control circuit 21 may include an input for receiving digital audio input signal DIG_IN (or a signal derived therefrom) and an output for outputting at least one control signal (e.g., VOLTAGE CONTROL) for controlling the power supply level of signal-variant power supply 10.
  • Supply voltage control circuit 21 may be configured to monitor digital audio input signal DIG_IN (or a signal derived therefrom) and based thereon, set a power supply level of signal- variant power supply 10 and output the at least one control signal (e.g., VOLTAGE CONTROL) to control the power supply voltage VSUPPLY.
  • the at least one control signal may set power supply voltage VSUPPLY generated by signal-variant power supply 10 to satisfy one or more requirements for amplifier 16.
  • requirements may include any suitable requirements for amplifier 16 or audio output signal VOUT generated by amplifier 16, including without limitation an acceptable distortion level, an acceptable noise level, a required voltage supply headroom, a frequency range, and/or any other suitable requirement.
  • offset correction control circuit 20A may receive a quantity indicative of a power supply voltage VSUPPLY (e.g., power supply voltage VSUPPLY itself or another signal indicative of power supply voltage VSUPPLY such as a digital signal generated from power supply voltage VSUPPLY) and generate a correction signal CORR by multiplying the quantity indicative of power supply voltage VSUPPLY by a transfer function F(z) defining a response from power supply voltage VSUPPLY of amplifier 16 to an output signal (e.g., audio output signal VOUT) of amplifier 16.
  • VSUPPLY e.g., power supply voltage VSUPPLY itself or another signal indicative of power supply voltage VSUPPLY such as a digital signal generated from power supply voltage VSUPPLY
  • offset correction control circuit 20A may include analog-to-digital converter (ADC) 26 in order to convert power supply voltage VSUPPLY into an equivalent digital signal, and may include transfer function block 29 to multiply transfer function F(z) by the equivalent digital signal of power supply voltage VSUPPLY to generate correction signal CORR.
  • ADC analog-to-digital converter
  • combiner 24 may subtract correction signal CORR from digital audio input signal DIG_IN to generate a corrected digital audio input signal, effectively cancelling (at least in part) offset present in amplifier 16.
  • FIGURE 2 depicts the subtraction of correction signal CORR from digital audio input signal DIG_IN to generate a corrected digital audio input signal, such correction signal may be subtracted from any suitable signal within the signal path of audio IC 9A in order to cancel offset present in amplifier 16.
  • FIGURE 2 depicts offset cancellation by using a digital equivalent of the actual power supply voltage VSUPPLY
  • an offset correction control circuit may use a predicted estimate of power supply voltage VSUPPLY based on an input signal (e.g., digital audio input signal DIG_IN) of the signal path.
  • FIGURE 3 is a block diagram of selected components of another example audio integrated circuit 9B of a personal audio device, in accordance with embodiments of the present disclosure.
  • example audio IC 9B may be used to implement audio IC 9 of FIGURE 1.
  • Example audio IC 9B of FIGURE 3 may be similar in many respects to example audio IC 9A of FIGURE 2.
  • example audio IC 9B may include offset correction control circuit 20B in lieu of offset correction control circuit 20A of example audio IC 9A.
  • Offset correction control circuit 20B may include a predictor block 32 to receive digital audio input signal DIG_IN (or another signal derived therefrom) and predict an estimate of power supply voltage VSUPPLY that may be set by supply voltage control circuit 21 in response to digital audio input signal DIG_IN.
  • Such predicted estimate of power supply voltage VSUPPLY may be processed by transfer function block 29 to multiply transfer function F(z) by the predicted estimate of power supply voltage VSUPPLY to generate correction signal CORR.
  • FIGURES 2 and 3 depict offset cancellation by subtracting a correction signal in the digital domain of a signal path
  • an offset correction control circuit may generate a correction signal that is subtracted from a signal within an analog portion of a signal path.
  • FIGURE 4 is a block diagram of selected components of another example audio integrated circuit 9C of a personal audio device, in accordance with embodiments of the present disclosure.
  • example audio IC 9C may be used to implement audio IC 9 of FIGURE 1.
  • Example audio IC 9C of FIGURE 4 may be similar in many respects to example audio IC 9A of FIGURE 2 and example audio IC 9B of FIGURE 3.
  • example audio IC 9C may include offset correction control circuit 20C in lieu of either offset correction control circuit 20A of example audio IC 9A and offset correction control circuit 20B of example audio IC 9B, and may exclude combiner 24.
  • Offset correction control circuit 20C may include ADC 26 in order to convert power supply voltage VSUPPLY into an equivalent digital signal, and may include impedance control block 34 to control a differential variable impedance comprising resistors 36 (one having resistance R + AR and one having resistance R - AR) coupled between power supply voltage VSUPPLY and each of the differential inputs of operational amplifier 22.
  • impedance control block 34 may control the AR components of resistors 36 such that the variable impedance may apply to power supply voltage VSUPPLY a transfer function defining a response from power supply voltage VSUPPLY of amplifier 16 to an output signal (e.g., audio output signal VOUT) of amplifier 16, thus generating an analog correction signal to the differential inputs of operational amplifier 22 to cancel (at least in part) offset within amplifier 16.
  • FIGURE 5 is a block diagram of selected components of another example audio integrated circuit 9D of a personal audio device, in accordance with embodiments of the present disclosure.
  • example audio IC 9D may be used to implement audio IC 9 of FIGURE 1.
  • Example audio IC 9D of FIGURE 5 may be similar in many respects to example audio IC 9 A of FIGURE 2, example audio IC 9B of FIGURE 3, and example audio IC 9C of FIGURE 4. Accordingly, the discussion of FIGURE 5 below may be focused on the substantial differences between example audio IC 9D on the one hand and example audio IC 9A, example audio IC 9B, and example audio IC 9C on the other hand.
  • example audio IC 9D may include offset correction control circuit 20E in lieu of offset correction control circuit 20C of example audio IC 9C.
  • Offset correction control circuit 20E may include ADC 26 in order to convert power supply voltage VSUPPLY into an equivalent digital signal, and may and may include transfer function block 29 A to multiply transfer function Fi(z) by the equivalent digital signal of power supply voltage VSUPPLY to generate digital gain signal GAIN.
  • a multiplying DAC 25 may multiply power supply voltage VSUPPLY by digital gain signal GAIN to generate offset signals applied to each of the differential inputs of operational amplifier 22.
  • the combination of transfer function Fi(z) and multiplying DAC 25 may be effectively approximately equal to transfer function F(z), thus generating an analog correction signal to the differential inputs of operational amplifier 22 to cancel (at least in part) offset within amplifier 16.
  • an offset correction control circuit may generate a correction signal that is subtracted from a signal on the output side of amplifier 16.
  • circuit 50 may include an amplifier 16 for receiving analog input signal Vi and generating an intermediate analog signal Vo.
  • amplifier 16 of circuit 50 may be similar or identical to amplifier 16 depicted in FIGURES 2-5.
  • An ADC 52 may receive the intermediate analog signal Vo and convert it to a digital equivalent signal DIG_INT.
  • a combiner 54 may subtract a digital correction signal CORR from digital signal DIG_INT to generate a digital output signal DIG_OUT.
  • circuit 50 may include an offset correction control circuit 20A similar or identical to that depicted in FIGURE 2.
  • offset control circuit 20A may receive a quantity indicative of a power supply voltage VSUPPLY (e.g., power supply voltage VSUPPLY itself or another signal indicative of power supply voltage VSUPPLY such as a digital signal generated from power supply voltage VSUPPLY) and generate a correction signal CORR by multiplying the quantity indicative of power supply voltage VSUPPLY by a transfer function F(z) defining a response from power supply voltage VSUPPLY of amplifier 16 to an output signal (e.g., intermediate analog signal Vo) of amplifier 16.
  • combiner 54 may subtract correction signal CORR from digital signal DIG_INT to generate digital output signal DIG_OUT, effectively cancelling (at least in part) offset present in amplifier 16.
  • FIGURE 6 depicts offset cancellation by subtracting a correction signal in the digital domain of a signal path
  • an offset correction control circuit may generate a correction signal that is subtracted from a signal within an analog portion of a signal path.
  • FIGURE 7 is a block diagram of selected components of an example circuit 60 for amplifying and converting an analog input signal Vi into a digital output signal DIG_OUT, in accordance with embodiments of the present disclosure.
  • Example audio circuit 60 of FIGURE 7 may be similar in many respects to example audio circuit 50 of FIGURE 6. Accordingly, the discussion of FIGURE 7 below may be focused on the substantial differences between example circuit 60 and example circuit 50.
  • example circuit 60 may include offset correction control circuit 20C in lieu of offset correction control circuit 20A of example circuit 50, and may exclude combiner 54.
  • Offset correction control circuit 20C may be similar or identical to offset correction control circuit 20C of FIGURE 4 and thus may comprise a ADC 26 and an impedance control block 34 to control a differential variable impedance comprising resistors 36 (one having resistance R + AR and one having resistance R - AR) coupled between power supply voltage VSUPPLY and each of the differential inputs of operational amplifier 22.
  • impedance control block 34 may control the AR components of resistors 36 such that the variable impedance may apply to power supply voltage VSUPPLY a transfer function defining a response from power supply voltage VSUPPLY of amplifier 16 to an output signal (e.g., audio output signal VOUT) of amplifier 16, thus generating an analog correction signal to the differential inputs of operational amplifier 22 to cancel (at least in part) offset within amplifier 16.
  • FIGURE 8 is a block diagram of selected components of an example circuit 70 for amplifying and converting an analog input signal Vi into a digital output signal DIG_OUT, in accordance with embodiments of the present disclosure.
  • Example circuit 70 of FIGURE 8 may be similar in many respects to example circuit 60 of FIGURE 7.
  • example circuit 70 may include offset correction control circuit 20D in lieu of offset correction control circuit 20C of example circuit 60.
  • Offset correction control circuit 20D is similar in many respects to offset correction control circuit 20C, except that offset correction control circuit 20D also includes a switch control block 35.
  • impedance control block 34 may control an impedance 42 of a voltage divider of supply voltage VSUPPLY and switch control block 35 may control switches 40 for selectively coupling resistors 38 with fixed resistance R to a respective polarity input of operational amplifier 22.
  • offset correction control circuit 20D may generate an offset correction by enabling one of the switched resistors 38 based on a polarity of a measured offset, and controlling a resistance of impedance 42 to set a magnitude for the offset.
  • FIGURE 9 is a block diagram of selected components of an example circuit 80 for amplifying and converting an analog input signal Vi into a digital output signal DIG_OUT, in accordance with embodiments of the present disclosure.
  • Example audio circuit 80 of FIGURE 9 may be similar in many respects to example audio circuit 60 of FIGURE 7. Accordingly, the discussion of FIGURE 9 below may be focused on the substantial differences between example circuit 80 and example circuit 60.
  • example circuit 80 may include offset correction control circuit 20E in lieu of offset correction control circuit 20C of example circuit 60. Offset correction control circuit 20E may be similar in many respects to offset correction control circuit 20E, depicted in FIGURE 5.
  • Offset correction control circuit 20E may include ADC 26 in order to convert power supply voltage VSUPPLY into an equivalent digital signal, and may and may include transfer function block 29A to multiply transfer function Fi(z) by the equivalent digital signal of power supply voltage VSUPPLY to generate digital gain signal GAIN.
  • a multiplying DAC 25 may multiply power supply voltage VSUPPLY by digital gain signal GAIN to generate offset signals applied to each of the differential inputs of operational amplifier 22.
  • the combination of transfer function Fi(z) and multiplying DAC 25 may be effectively approximately equal to transfer function F(z), thus generating an analog correction signal to the differential inputs of operational amplifier 22 to cancel (at least in part) offset within amplifier 16.
  • references in the appended claims to an apparatus or system or a component of an apparatus or system being adapted to, arranged to, capable of, configured to, enabled to, operable to, or operative to perform a particular function encompasses that apparatus, system, or component, whether or not it or that particular function is activated, turned on, or unlocked, as long as that apparatus, system, or component is so adapted, arranged, capable, configured, enabled, operable, or operative.

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Multimedia (AREA)
  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Electromagnetism (AREA)
  • General Physics & Mathematics (AREA)
  • Radar, Positioning & Navigation (AREA)
  • Automation & Control Theory (AREA)
  • Amplifiers (AREA)

Abstract

In accordance with embodiments of the present disclosure, a method for power supply rejection for an amplifier may include generating a correction signal by multiplying a quantity indicative of a power supply voltage of the amplifier by a transfer function defining a response from the power supply voltage of the amplifier to an output signal of the amplifier and subtracting the correction signal from a signal within a signal path of a circuit comprising the amplifier.

Description

AMPLIFIER OFFSET CANCELLATION USING AMPLIFIER SUPPLY
VOLTAGE
FIELD OF DISCLOSURE
The present disclosure relates in general to circuits for audio devices, including without limitation personal audio devices such as wireless telephones and media players, and more specifically, to cancelling amplifier offset by applying a transfer function to an amplifier supply voltage. BACKGROUND
Personal audio devices, including wireless telephones, such as mobile/cellular telephones, cordless telephones, mp3 players, and other consumer audio devices, are in widespread use. Such personal audio devices may include circuitry for driving a pair of headphones or one or more speakers. Such circuitry often includes a power amplifier for driving an audio output signal to headphones or speakers. Oftentimes, such power amplifier is implemented using, in addition to other circuit elements (e.g., operational amplifiers, etc.), impedances (e.g., electrical resistances) to set a gain of the power amplifier. However, mismatches among such resistors may lead to the amplifier having an offset that is applied to the signal to be amplified, and such offset may also be amplified by the amplifier itself, further exacerbating the presence of offset.
SUMMARY
In accordance with the teachings of the present disclosure, one or more disadvantages and problems associated with existing approaches to implementation of amplifiers may be reduced or eliminated.
In accordance with embodiments of the present disclosure, a method for power supply rejection for an amplifier may include generating a correction signal by multiplying a quantity indicative of a power supply voltage of the amplifier by a transfer function defining a response from the power supply voltage of the amplifier to an output signal of the amplifier and subtracting the correction signal from a signal within a signal path of a circuit comprising the amplifier. In accordance with these and other embodiments of the present disclosure, a system for power supply rejection for an amplifier may include an input configured to receive a quantity indicative of a power supply voltage of the amplifier and control logic configured to generate a correction signal by multiplying the quantity indicative of the power supply voltage by a transfer function defining a response from the power supply voltage of the amplifier to an output signal of the amplifier and subtract the correction signal from a signal within a signal path of a circuit comprising the amplifier.
Technical advantages of the present disclosure may be readily apparent to one skilled in the art from the figures, description and claims included herein. The objects and advantages of the embodiments will be realized and achieved at least by the elements, features, and combinations particularly pointed out in the claims.
It is to be understood that both the foregoing general description and the following detailed description are examples and explanatory and are not restrictive of the claims set forth in this disclosure.
BRIEF DESCRIPTION OF THE DRAWINGS
A more complete understanding of the present embodiments and advantages thereof may be acquired by referring to the following description taken in conjunction with the accompanying drawings, in which like reference numbers indicate like features, and wherein:
FIGURE 1 is an illustration of an example personal audio device, in accordance with embodiments of the present disclosure;
FIGURE 2 is a block diagram of selected components of an example audio integrated circuit of a personal audio device, in accordance with embodiments of the present disclosure;
FIGURE 3 is a block diagram of selected components of another example audio integrated circuit of a personal audio device, in accordance with embodiments of the present disclosure;
FIGURE 4 is a block diagram of selected components of another example audio integrated circuit of a personal audio device, in accordance with embodiments of the present disclosure; FIGURE 5 is a block diagram of selected components of another example audio integrated circuit of a personal audio device, in accordance with embodiments of the present disclosure;
FIGURE 6 is a block diagram of selected components of another example audio integrated circuit of a personal audio device, in accordance with embodiments of the present disclosure;
FIGURE 7 is a block diagram of selected components of an example circuit for amplifying and converting an analog input signal into a digital output signal, in accordance with embodiments of the present disclosure;
FIGURE 8 is a block diagram of selected components of another example circuit for amplifying and converting an analog input signal into a digital output signal, in accordance with embodiments of the present disclosure; and
FIGURE 9 is a block diagram of selected components of another example circuit for amplifying and converting an analog input signal into a digital output signal, in accordance with embodiments of the present disclosure.
DETAILED DESCRIPTION
In accordance with embodiments of the present disclosure, an integrated circuit for use in an audio device, such as a personal audio device (e.g., mobile telephone, portable music player, tablet computer, personal digital assistant, etc.), may include a signal path having a digital path portion (e.g., an audio compressor) and an analog path portion (e.g., an audio expander). The analog path portion may include a TCFC amplifier to receive an analog signal generated by the digital path portion and apply a gain to the analog signal to generate an output signal, wherein said output signal may be communicated to a loudspeaker for playback and/or to other circuitry for processing.
The integrated circuit described above may be used in any suitable system, device, or apparatus, including without limitation, a personal audio device. FIGURE 1 is an illustration of an example personal audio device 1, in accordance with embodiments of the present disclosure. FIGURE 1 depicts personal audio device 1 coupled to a headset 3 in the form of a pair of earbud speakers 8 A and 8B. Headset 3 depicted in FIGURE 1 is merely an example, and it is understood that personal audio device 1 may be used in connection with a variety of audio transducers, including without limitation, headphones, earbuds, in-ear earphones, and external speakers. A plug 4 may provide for connection of headset 3 to an electrical terminal of personal audio device 1. Personal audio device 1 may provide a display to a user and receive user input using a touch screen 2, or alternatively, a standard liquid crystal display (LCD) may be combined with various buttons, sliders, and/or dials disposed on the face and/or sides of personal audio device 1. As also shown in FIGURE 1, personal audio device 1 may include an audio integrated circuit (IC) 9 for generating an analog audio signal for transmission to headset 3 and/or another audio transducer.
FIGURE 2 is a block diagram of selected components of an example audio IC 9A of a personal audio device, in accordance with embodiments of the present disclosure. In some embodiments, example audio IC 9 A may be used to implement audio IC 9 of FIGURE 1. As shown in FIGURE 2, a microcontroller core 18 may supply a digital audio input signal DIG_IN to a combiner 24 which may subtract a digital correction signal CORR from digital audio input signal DIG_IN to generate a corrected digital audio input signal. Such corrected digital audio input signal may be received by a digital-to- analog converter (DAC) 14, which may convert the digital audio input signal to an intermediate analog signal VIN.
DAC 14 may supply intermediate analog signal VIN to an amplifier 16 which may amplify or attenuate audio input signal VIN in conformity with a gain to provide an audio output signal VOUT, which may operate a speaker, headphone transducer, a line level signal output, and/or other suitable output. Amplifier 16 may comprise an operational amplifier 22, input resistors 28, and feedback resistors 30 coupled together as shown in FIGURE 2. Amplifier 16 may include any suitable circuit for amplifying an electrical signal, including without limitation a Class-AB amplifier, a Class-D amplifier, a Class-G amplifier, a Class-H amplifier, or any suitable combination thereof.
The resistances of input resistors 28 and feedback resistors 30 may set a gain for amplifier 16. Although resistors 28 and 30 are depicted in FIGURE 2 as having fixed resistances for the purpose of descriptive clarity, in some embodiments, resistors 28 and/or resistors 30 may have variable, controllable resistances which may be varied to control a variable gain of amplifier 16. Due to mismatches among resistors 28 and/or resistors 30, an offset may be created at the input terminals of operational amplifier 22 in the absence of control circuitry for cancelling such offset. Such offset may be cancelled by offset correction control circuit 20A, as described in greater detail below.
As depicted in FIGURE 2, amplifier 16 may be supplied electrical energy from signal-variant power supply 10. Signal-variant power supply 10 may output a variable supply voltage VSUPPLY based on one or more control signals VOLTAGE CONTROL communicated from supply voltage control circuit 21, as described in greater detail below. Supply voltage VSUPPLY output by signal-variant power supply 10 may be selected from a plurality of discrete voltages (e.g., as in a Class-G amplifier), or may include an infinite number of voltages between a minimum and maximum voltage (e.g., as in a Class-H amplifier). Signal-variant power supply 10 may comprise any suitable power supply for supplying electrical energy to a load, including without limitation, a boost converter power supply, a buck converter power supply, a buck-boost converter power supply, and a linear power supply.
Supply voltage control circuit 21 may include an input for receiving digital audio input signal DIG_IN (or a signal derived therefrom) and an output for outputting at least one control signal (e.g., VOLTAGE CONTROL) for controlling the power supply level of signal-variant power supply 10. Supply voltage control circuit 21 may be configured to monitor digital audio input signal DIG_IN (or a signal derived therefrom) and based thereon, set a power supply level of signal- variant power supply 10 and output the at least one control signal (e.g., VOLTAGE CONTROL) to control the power supply voltage VSUPPLY. In some embodiments, the at least one control signal (e.g., VOLTAGE CONTROL) may set power supply voltage VSUPPLY generated by signal-variant power supply 10 to satisfy one or more requirements for amplifier 16. Such requirements may include any suitable requirements for amplifier 16 or audio output signal VOUT generated by amplifier 16, including without limitation an acceptable distortion level, an acceptable noise level, a required voltage supply headroom, a frequency range, and/or any other suitable requirement.
To cancel offset of amplifier 16, offset correction control circuit 20A may receive a quantity indicative of a power supply voltage VSUPPLY (e.g., power supply voltage VSUPPLY itself or another signal indicative of power supply voltage VSUPPLY such as a digital signal generated from power supply voltage VSUPPLY) and generate a correction signal CORR by multiplying the quantity indicative of power supply voltage VSUPPLY by a transfer function F(z) defining a response from power supply voltage VSUPPLY of amplifier 16 to an output signal (e.g., audio output signal VOUT) of amplifier 16. For example, because power supply voltage VSUPPLY is in the analog domain, offset correction control circuit 20A may include analog-to-digital converter (ADC) 26 in order to convert power supply voltage VSUPPLY into an equivalent digital signal, and may include transfer function block 29 to multiply transfer function F(z) by the equivalent digital signal of power supply voltage VSUPPLY to generate correction signal CORR. As noted above, combiner 24 may subtract correction signal CORR from digital audio input signal DIG_IN to generate a corrected digital audio input signal, effectively cancelling (at least in part) offset present in amplifier 16. Although FIGURE 2 depicts the subtraction of correction signal CORR from digital audio input signal DIG_IN to generate a corrected digital audio input signal, such correction signal may be subtracted from any suitable signal within the signal path of audio IC 9A in order to cancel offset present in amplifier 16.
Although FIGURE 2 depicts offset cancellation by using a digital equivalent of the actual power supply voltage VSUPPLY, in some embodiments, an offset correction control circuit may use a predicted estimate of power supply voltage VSUPPLY based on an input signal (e.g., digital audio input signal DIG_IN) of the signal path. FIGURE 3 is a block diagram of selected components of another example audio integrated circuit 9B of a personal audio device, in accordance with embodiments of the present disclosure. In some embodiments, example audio IC 9B may be used to implement audio IC 9 of FIGURE 1. Example audio IC 9B of FIGURE 3 may be similar in many respects to example audio IC 9A of FIGURE 2. Accordingly, the discussion of FIGURE 3 below may be focused on the substantial differences between example audio IC 9B and example audio IC 9A. Most notably, example audio IC 9B may include offset correction control circuit 20B in lieu of offset correction control circuit 20A of example audio IC 9A. Offset correction control circuit 20B may include a predictor block 32 to receive digital audio input signal DIG_IN (or another signal derived therefrom) and predict an estimate of power supply voltage VSUPPLY that may be set by supply voltage control circuit 21 in response to digital audio input signal DIG_IN. Such predicted estimate of power supply voltage VSUPPLY may be processed by transfer function block 29 to multiply transfer function F(z) by the predicted estimate of power supply voltage VSUPPLY to generate correction signal CORR.
Although FIGURES 2 and 3 depict offset cancellation by subtracting a correction signal in the digital domain of a signal path, in some embodiments, an offset correction control circuit may generate a correction signal that is subtracted from a signal within an analog portion of a signal path. FIGURE 4 is a block diagram of selected components of another example audio integrated circuit 9C of a personal audio device, in accordance with embodiments of the present disclosure. In some embodiments, example audio IC 9C may be used to implement audio IC 9 of FIGURE 1. Example audio IC 9C of FIGURE 4 may be similar in many respects to example audio IC 9A of FIGURE 2 and example audio IC 9B of FIGURE 3. Accordingly, the discussion of FIGURE 4 below may be focused on the substantial differences between example audio IC 9C on the one hand and example audio IC 9A and example audio IC 9B on the other hand. Most notably, example audio IC 9C may include offset correction control circuit 20C in lieu of either offset correction control circuit 20A of example audio IC 9A and offset correction control circuit 20B of example audio IC 9B, and may exclude combiner 24. Offset correction control circuit 20C may include ADC 26 in order to convert power supply voltage VSUPPLY into an equivalent digital signal, and may include impedance control block 34 to control a differential variable impedance comprising resistors 36 (one having resistance R + AR and one having resistance R - AR) coupled between power supply voltage VSUPPLY and each of the differential inputs of operational amplifier 22. In operation, impedance control block 34 may control the AR components of resistors 36 such that the variable impedance may apply to power supply voltage VSUPPLY a transfer function defining a response from power supply voltage VSUPPLY of amplifier 16 to an output signal (e.g., audio output signal VOUT) of amplifier 16, thus generating an analog correction signal to the differential inputs of operational amplifier 22 to cancel (at least in part) offset within amplifier 16.
FIGURE 5 is a block diagram of selected components of another example audio integrated circuit 9D of a personal audio device, in accordance with embodiments of the present disclosure. In some embodiments, example audio IC 9D may be used to implement audio IC 9 of FIGURE 1. Example audio IC 9D of FIGURE 5 may be similar in many respects to example audio IC 9 A of FIGURE 2, example audio IC 9B of FIGURE 3, and example audio IC 9C of FIGURE 4. Accordingly, the discussion of FIGURE 5 below may be focused on the substantial differences between example audio IC 9D on the one hand and example audio IC 9A, example audio IC 9B, and example audio IC 9C on the other hand. Most notably, example audio IC 9D may include offset correction control circuit 20E in lieu of offset correction control circuit 20C of example audio IC 9C. Offset correction control circuit 20E may include ADC 26 in order to convert power supply voltage VSUPPLY into an equivalent digital signal, and may and may include transfer function block 29 A to multiply transfer function Fi(z) by the equivalent digital signal of power supply voltage VSUPPLY to generate digital gain signal GAIN. A multiplying DAC 25 may multiply power supply voltage VSUPPLY by digital gain signal GAIN to generate offset signals applied to each of the differential inputs of operational amplifier 22. In operation, the combination of transfer function Fi(z) and multiplying DAC 25 may be effectively approximately equal to transfer function F(z), thus generating an analog correction signal to the differential inputs of operational amplifier 22 to cancel (at least in part) offset within amplifier 16.
Although FIGURES 2-5 depict offset cancellation by subtracting a correction signal from the input side of amplifier 16, in some embodiments, an offset correction control circuit may generate a correction signal that is subtracted from a signal on the output side of amplifier 16. As shown in FIGURE 6, circuit 50 may include an amplifier 16 for receiving analog input signal Vi and generating an intermediate analog signal Vo. As shown in FIGURE 6, amplifier 16 of circuit 50 may be similar or identical to amplifier 16 depicted in FIGURES 2-5. An ADC 52 may receive the intermediate analog signal Vo and convert it to a digital equivalent signal DIG_INT. A combiner 54 may subtract a digital correction signal CORR from digital signal DIG_INT to generate a digital output signal DIG_OUT.
To cancel offset of amplifier 16, circuit 50 may include an offset correction control circuit 20A similar or identical to that depicted in FIGURE 2. In circuit 50, offset control circuit 20A may receive a quantity indicative of a power supply voltage VSUPPLY (e.g., power supply voltage VSUPPLY itself or another signal indicative of power supply voltage VSUPPLY such as a digital signal generated from power supply voltage VSUPPLY) and generate a correction signal CORR by multiplying the quantity indicative of power supply voltage VSUPPLY by a transfer function F(z) defining a response from power supply voltage VSUPPLY of amplifier 16 to an output signal (e.g., intermediate analog signal Vo) of amplifier 16. As noted above, combiner 54 may subtract correction signal CORR from digital signal DIG_INT to generate digital output signal DIG_OUT, effectively cancelling (at least in part) offset present in amplifier 16.
Although FIGURE 6 depicts offset cancellation by subtracting a correction signal in the digital domain of a signal path, in some embodiments, an offset correction control circuit may generate a correction signal that is subtracted from a signal within an analog portion of a signal path. FIGURE 7 is a block diagram of selected components of an example circuit 60 for amplifying and converting an analog input signal Vi into a digital output signal DIG_OUT, in accordance with embodiments of the present disclosure. Example audio circuit 60 of FIGURE 7 may be similar in many respects to example audio circuit 50 of FIGURE 6. Accordingly, the discussion of FIGURE 7 below may be focused on the substantial differences between example circuit 60 and example circuit 50. Most notably, example circuit 60 may include offset correction control circuit 20C in lieu of offset correction control circuit 20A of example circuit 50, and may exclude combiner 54. Offset correction control circuit 20C may be similar or identical to offset correction control circuit 20C of FIGURE 4 and thus may comprise a ADC 26 and an impedance control block 34 to control a differential variable impedance comprising resistors 36 (one having resistance R + AR and one having resistance R - AR) coupled between power supply voltage VSUPPLY and each of the differential inputs of operational amplifier 22. In operation, impedance control block 34 may control the AR components of resistors 36 such that the variable impedance may apply to power supply voltage VSUPPLY a transfer function defining a response from power supply voltage VSUPPLY of amplifier 16 to an output signal (e.g., audio output signal VOUT) of amplifier 16, thus generating an analog correction signal to the differential inputs of operational amplifier 22 to cancel (at least in part) offset within amplifier 16. FIGURE 8 is a block diagram of selected components of an example circuit 70 for amplifying and converting an analog input signal Vi into a digital output signal DIG_OUT, in accordance with embodiments of the present disclosure. Example circuit 70 of FIGURE 8 may be similar in many respects to example circuit 60 of FIGURE 7. Accordingly, the discussion of FIGURE 8 below may be focused on the substantial differences between example circuit 70 and example circuit 60. Most notably, example circuit 70 may include offset correction control circuit 20D in lieu of offset correction control circuit 20C of example circuit 60. Offset correction control circuit 20D is similar in many respects to offset correction control circuit 20C, except that offset correction control circuit 20D also includes a switch control block 35. In operation, impedance control block 34 may control an impedance 42 of a voltage divider of supply voltage VSUPPLY and switch control block 35 may control switches 40 for selectively coupling resistors 38 with fixed resistance R to a respective polarity input of operational amplifier 22. Thus, offset correction control circuit 20D may generate an offset correction by enabling one of the switched resistors 38 based on a polarity of a measured offset, and controlling a resistance of impedance 42 to set a magnitude for the offset.
FIGURE 9 is a block diagram of selected components of an example circuit 80 for amplifying and converting an analog input signal Vi into a digital output signal DIG_OUT, in accordance with embodiments of the present disclosure. Example audio circuit 80 of FIGURE 9 may be similar in many respects to example audio circuit 60 of FIGURE 7. Accordingly, the discussion of FIGURE 9 below may be focused on the substantial differences between example circuit 80 and example circuit 60. Most notably, Most notably, example circuit 80 may include offset correction control circuit 20E in lieu of offset correction control circuit 20C of example circuit 60. Offset correction control circuit 20E may be similar in many respects to offset correction control circuit 20E, depicted in FIGURE 5. Offset correction control circuit 20E may include ADC 26 in order to convert power supply voltage VSUPPLY into an equivalent digital signal, and may and may include transfer function block 29A to multiply transfer function Fi(z) by the equivalent digital signal of power supply voltage VSUPPLY to generate digital gain signal GAIN. A multiplying DAC 25 may multiply power supply voltage VSUPPLY by digital gain signal GAIN to generate offset signals applied to each of the differential inputs of operational amplifier 22. In operation, the combination of transfer function Fi(z) and multiplying DAC 25 may be effectively approximately equal to transfer function F(z), thus generating an analog correction signal to the differential inputs of operational amplifier 22 to cancel (at least in part) offset within amplifier 16.
This disclosure encompasses all changes, substitutions, variations, alterations, and modifications to the exemplary embodiments herein that a person having ordinary skill in the art would comprehend. Similarly, where appropriate, the appended claims encompass all changes, substitutions, variations, alterations, and modifications to the exemplary embodiments herein that a person having ordinary skill in the art would comprehend. Moreover, reference in the appended claims to an apparatus or system or a component of an apparatus or system being adapted to, arranged to, capable of, configured to, enabled to, operable to, or operative to perform a particular function encompasses that apparatus, system, or component, whether or not it or that particular function is activated, turned on, or unlocked, as long as that apparatus, system, or component is so adapted, arranged, capable, configured, enabled, operable, or operative.
All examples and conditional language recited herein are intended for pedagogical objects to aid the reader in understanding the invention and the concepts contributed by the inventor to furthering the art, and are construed as being without limitation to such specifically recited examples and conditions. Although embodiments of the present inventions have been described in detail, it should be understood that various changes, substitutions, and alterations could be made hereto without departing from the spirit and scope of the disclosure.

Claims

WHAT IS CLAIMED IS:
1. A method for power supply rejection for an amplifier, comprising:
generating a correction signal by multiplying a quantity indicative of a power supply voltage of the amplifier by a transfer function defining a response from the power supply voltage of the amplifier to an output signal of the amplifier; and
subtracting the correction signal from a signal within a signal path of a circuit comprising the amplifier.
2. The method of Claim 1, wherein the amplifier comprises an audio amplifier.
3. The method of Claim 1, wherein subtracting the correction signal from the signal comprises subtracting the correction signal from an analog signal within an analog domain of the signal path.
4. The method of Claim 3, wherein the correction signal is applied through a multiplying digital-to-analog converter.
5. The method of Claim 1, wherein subtracting the correction signal from the signal comprises subtracting the correction signal from a digital signal within a digital domain of the signal path.
6. The method of Claim 5, wherein the quantity indicative of the power supply voltage is a predicted estimate of the power supply voltage based on an input signal of the signal path.
7. The method of Claim 5, wherein subtracting the correction signal comprises subtracting the correction signal from an input signal of the amplifier.
8. The method of Claim 5, wherein subtracting the correction signal comprises subtracting the correction signal from the output signal of the amplifier.
9. A system for power supply rejection for an amplifier, comprising:
an input configured to receive a quantity indicative of a power supply voltage of the amplifier; and
a control circuit configured to:
generate a correction signal by multiplying the quantity indicative of the power supply voltage by a transfer function defining a response from the power supply voltage of the amplifier to an output signal of the amplifier; and
subtract the correction signal from a signal within a signal path of a circuit comprising the amplifier.
10. The system of Claim 9, wherein the amplifier comprises an audio amplifier.
11. The system of Claim 9, wherein the control circuit is configured to subtract the correction signal from the signal by subtracting the correction signal from an analog signal within an analog domain of the signal path.
12. The system of Claim 11, wherein the control circuit is configured to apply the correction signal through a multiplying digital-to-analog converter.
13. The system of Claim 9, wherein the control circuit is configured to subtract the correction signal from a digital signal within a digital domain of the signal path.
14. The system of Claim 13, wherein the quantity indicative of the power supply voltage is a predicted estimate of the power supply voltage based on an input signal of the signal path.
15. The system of Claim 13, wherein the control circuit is configured to subtract the correction signal from an input signal of the amplifier.
16. The system of Claim 13, wherein the control circuit is configured to subtract the correction signal from the output signal of the amplifier.
PCT/US2018/029752 2017-04-28 2018-04-27 Amplifier offset cancellation using amplifier supply voltage Ceased WO2018200934A1 (en)

Priority Applications (4)

Application Number Priority Date Filing Date Title
US16/348,824 US10797651B2 (en) 2017-04-28 2018-04-27 Amplifier offset cancellation using amplifier supply voltage
KR1020197035142A KR102374791B1 (en) 2017-04-28 2018-04-27 Amplifier offset cancellation using amplifier supply voltage
CN201880031710.7A CN110637413B (en) 2017-04-28 2018-04-27 Amplifier Offset Cancellation Using Amplifier Supply Voltage
GB1915595.1A GB2576649B (en) 2017-04-28 2018-04-27 Amplifier offset cancellation using amplifier supply voltage

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US15/582,233 2017-04-28
US15/582,233 US10164576B2 (en) 2017-04-28 2017-04-28 Amplifier offset cancellation using amplifier supply voltage

Publications (1)

Publication Number Publication Date
WO2018200934A1 true WO2018200934A1 (en) 2018-11-01

Family

ID=59270895

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2018/029752 Ceased WO2018200934A1 (en) 2017-04-28 2018-04-27 Amplifier offset cancellation using amplifier supply voltage

Country Status (5)

Country Link
US (2) US10164576B2 (en)
KR (1) KR102374791B1 (en)
CN (1) CN110637413B (en)
GB (2) GB2561922A (en)
WO (1) WO2018200934A1 (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11876493B2 (en) * 2022-02-04 2024-01-16 Qualcomm Incorporated Hybrid class-H/predictive class-G switching amplifier architecture
US12442841B2 (en) 2022-06-30 2025-10-14 Avago Technologies International Sales Pte. Limited Current sensing circuit with integrated resistor and dual sense amplifiers

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030094932A1 (en) * 2001-11-19 2003-05-22 Dialog Semiconductor Gmbh Power supply rejection ratio optimization during test
US6741123B1 (en) * 2002-12-26 2004-05-25 Cirrus Logic, Inc. Delta-sigma amplifiers with output stage supply voltage variation compensation and methods and digital amplifier systems using the same
US20090289709A1 (en) * 2008-05-21 2009-11-26 Khoury John M Closed loop timing feedback for PWM switching amplifiers using predictive feedback compensation
EP2434643A2 (en) * 2004-05-05 2012-03-28 Audera International Sales Inc. Speaker
US20140266444A1 (en) * 2013-03-15 2014-09-18 Rf Micro Devices (Cayman Islands), Ltd. Power amplifier system with supply modulation mitigation circuitry and methods

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4283683A (en) 1979-05-29 1981-08-11 Motorola Inc. Audio bridge circuit
US5559467A (en) 1995-01-27 1996-09-24 The Regents Of The University Of California Digital, pulse width modulation audio power amplifier with noise and ripple shaping
EP1153476B1 (en) 1999-02-05 2003-01-08 Texas Instruments Denmark A/S A circuit for compensating noise and errors from an output stage of a digital amplifier
US6753801B2 (en) 2002-08-23 2004-06-22 Micron Technology, Inc. Fully differential reference driver for pipeline analog to digital converter
US7372966B2 (en) * 2004-03-19 2008-05-13 Nokia Corporation System for limiting loudspeaker displacement
US8791644B2 (en) * 2005-03-29 2014-07-29 Linear Technology Corporation Offset correction circuit for voltage-controlled current source
JP4628881B2 (en) * 2005-06-15 2011-02-09 ルネサスエレクトロニクス株式会社 Variable gain amplifier circuit, DC offset correction method thereof, and wireless receiver
ATE476013T1 (en) 2006-02-07 2010-08-15 D2Audio Corp PULSE WIDTH MODULATOR WITH FEEDBACK/FEEDFORWARD PROTECTION
US7436255B2 (en) 2006-02-07 2008-10-14 D2Audio Corporation Power supply feed forward analog input filter component mismatch correction
JP4985972B2 (en) * 2007-11-29 2012-07-25 横河電機株式会社 amplifier
US8138826B1 (en) 2010-07-22 2012-03-20 National Semiconductor Corporation Apparatus and method for complete elimination of input coupling capacitors in signal amplification
JP5286333B2 (en) 2010-08-06 2013-09-11 株式会社東芝 Wireless device
EP2802074B1 (en) * 2013-05-08 2015-08-05 Nxp B.V. Amplifier circuit and amplification method
EP3224945B1 (en) * 2014-11-26 2020-11-25 Icepower A/S A system and method for close-down pop reduction

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030094932A1 (en) * 2001-11-19 2003-05-22 Dialog Semiconductor Gmbh Power supply rejection ratio optimization during test
US6741123B1 (en) * 2002-12-26 2004-05-25 Cirrus Logic, Inc. Delta-sigma amplifiers with output stage supply voltage variation compensation and methods and digital amplifier systems using the same
EP2434643A2 (en) * 2004-05-05 2012-03-28 Audera International Sales Inc. Speaker
US20090289709A1 (en) * 2008-05-21 2009-11-26 Khoury John M Closed loop timing feedback for PWM switching amplifiers using predictive feedback compensation
US20140266444A1 (en) * 2013-03-15 2014-09-18 Rf Micro Devices (Cayman Islands), Ltd. Power amplifier system with supply modulation mitigation circuitry and methods

Also Published As

Publication number Publication date
CN110637413B (en) 2021-07-06
KR102374791B1 (en) 2022-03-18
US20180316313A1 (en) 2018-11-01
KR20200003401A (en) 2020-01-09
US10164576B2 (en) 2018-12-25
CN110637413A (en) 2019-12-31
GB201915595D0 (en) 2019-12-11
GB2576649A (en) 2020-02-26
GB2576649B (en) 2022-07-20
US20200059200A1 (en) 2020-02-20
US10797651B2 (en) 2020-10-06
GB2561922A8 (en) 2018-11-21
GB2561922A (en) 2018-10-31
GB201708545D0 (en) 2017-07-12

Similar Documents

Publication Publication Date Title
GB2577403A (en) Systems and methods for preventing distortion due to supply-based modulation index changes in an audio playback system
US20180212569A1 (en) Offset calibration for amplifier and preceding circuit
US9693138B2 (en) Audio speaker protection system and method
US10700648B2 (en) Audio amplifiers
US20200403588A1 (en) Charge pump with current mode output power throttling
KR102374790B1 (en) Control of the noise transfer function in the signal path to reduce charge pump noise
WO2018220346A1 (en) Audio amplifiers
US10797651B2 (en) Amplifier offset cancellation using amplifier supply voltage
WO2017184458A1 (en) Single signal-variant power supply for a plurality of amplifiers
US10461709B2 (en) Amplifier with auxiliary path for maximizing power supply rejection ratio
CN110603731B (en) Switching in Amplifiers with Configurable Final Output Stages
US20200021289A1 (en) Control of switches in a variable impedance element
US9941848B1 (en) Transconductance with capacitances feedback compensation amplifier
Reddy et al. A High Gain Medium Power Audio Amplifier Circuit
WO2006043907A1 (en) An amplifier apparatus and method
GB2549571A (en) Single signal-variant power supply for a pluarity of amplifiers

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 18724695

Country of ref document: EP

Kind code of ref document: A1

ENP Entry into the national phase

Ref document number: 201915595

Country of ref document: GB

Kind code of ref document: A

Free format text: PCT FILING DATE = 20180427

NENP Non-entry into the national phase

Ref country code: DE

ENP Entry into the national phase

Ref document number: 20197035142

Country of ref document: KR

Kind code of ref document: A

122 Ep: pct application non-entry in european phase

Ref document number: 18724695

Country of ref document: EP

Kind code of ref document: A1