WO2018098389A1 - Low noise sensor amplifiers and trans-impedance amplifiers using complementary pair of current injection field-effect transistor devices - Google Patents
Low noise sensor amplifiers and trans-impedance amplifiers using complementary pair of current injection field-effect transistor devices Download PDFInfo
- Publication number
- WO2018098389A1 WO2018098389A1 PCT/US2017/063180 US2017063180W WO2018098389A1 WO 2018098389 A1 WO2018098389 A1 WO 2018098389A1 US 2017063180 W US2017063180 W US 2017063180W WO 2018098389 A1 WO2018098389 A1 WO 2018098389A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- source
- terminal
- nifet
- pifet
- drain
- Prior art date
Links
- 230000000295 complement effect Effects 0.000 title claims abstract description 30
- 230000005669 field effect Effects 0.000 title claims abstract description 21
- 238000002347 injection Methods 0.000 title abstract description 12
- 239000007924 injection Substances 0.000 title abstract description 12
- 238000009792 diffusion process Methods 0.000 claims abstract description 47
- 238000013461 design Methods 0.000 description 37
- 238000000034 method Methods 0.000 description 34
- 230000008569 process Effects 0.000 description 27
- 238000005259 measurement Methods 0.000 description 20
- 230000008859 change Effects 0.000 description 19
- 238000010586 diagram Methods 0.000 description 16
- 230000006870 function Effects 0.000 description 11
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 7
- 230000004044 response Effects 0.000 description 7
- 229910052710 silicon Inorganic materials 0.000 description 7
- 239000010703 silicon Substances 0.000 description 7
- 239000000758 substrate Substances 0.000 description 7
- 230000009471 action Effects 0.000 description 6
- 230000003321 amplification Effects 0.000 description 6
- 239000003574 free electron Substances 0.000 description 6
- 238000003199 nucleic acid amplification method Methods 0.000 description 6
- 239000000523 sample Substances 0.000 description 6
- 238000004458 analytical method Methods 0.000 description 5
- 230000028161 membrane depolarization Effects 0.000 description 5
- 230000005012 migration Effects 0.000 description 5
- 238000013508 migration Methods 0.000 description 5
- 230000002829 reductive effect Effects 0.000 description 5
- 239000000243 solution Substances 0.000 description 5
- 238000013459 approach Methods 0.000 description 4
- 230000008901 benefit Effects 0.000 description 4
- 230000005684 electric field Effects 0.000 description 4
- 230000004907 flux Effects 0.000 description 4
- 230000003071 parasitic effect Effects 0.000 description 4
- 238000007600 charging Methods 0.000 description 3
- 239000004020 conductor Substances 0.000 description 3
- 230000000694 effects Effects 0.000 description 3
- 230000006872 improvement Effects 0.000 description 3
- 238000001727 in vivo Methods 0.000 description 3
- 238000000691 measurement method Methods 0.000 description 3
- 229920001296 polysiloxane Polymers 0.000 description 3
- 230000019491 signal transduction Effects 0.000 description 3
- 238000012546 transfer Methods 0.000 description 3
- 238000004364 calculation method Methods 0.000 description 2
- 150000001875 compounds Chemical class 0.000 description 2
- 230000007850 degeneration Effects 0.000 description 2
- 238000006073 displacement reaction Methods 0.000 description 2
- 238000009826 distribution Methods 0.000 description 2
- 230000009977 dual effect Effects 0.000 description 2
- 230000001939 inductive effect Effects 0.000 description 2
- 230000000670 limiting effect Effects 0.000 description 2
- 238000004519 manufacturing process Methods 0.000 description 2
- 230000036961 partial effect Effects 0.000 description 2
- 238000012545 processing Methods 0.000 description 2
- 238000004088 simulation Methods 0.000 description 2
- 210000001519 tissue Anatomy 0.000 description 2
- 235000003930 Aegle marmelos Nutrition 0.000 description 1
- 244000058084 Aegle marmelos Species 0.000 description 1
- 238000012935 Averaging Methods 0.000 description 1
- 241001342895 Chorus Species 0.000 description 1
- 230000002159 abnormal effect Effects 0.000 description 1
- 238000005513 bias potential Methods 0.000 description 1
- 230000000747 cardiac effect Effects 0.000 description 1
- 230000001413 cellular effect Effects 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 230000001010 compromised effect Effects 0.000 description 1
- 230000008878 coupling Effects 0.000 description 1
- 238000010168 coupling process Methods 0.000 description 1
- 238000005859 coupling reaction Methods 0.000 description 1
- HAORKNGNJCEJBX-UHFFFAOYSA-N cyprodinil Chemical compound N=1C(C)=CC(C2CC2)=NC=1NC1=CC=CC=C1 HAORKNGNJCEJBX-UHFFFAOYSA-N 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- 230000001419 dependent effect Effects 0.000 description 1
- 230000002999 depolarising effect Effects 0.000 description 1
- 238000001514 detection method Methods 0.000 description 1
- 230000003467 diminishing effect Effects 0.000 description 1
- 238000005553 drilling Methods 0.000 description 1
- 238000004870 electrical engineering Methods 0.000 description 1
- 230000005672 electromagnetic field Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 239000012530 fluid Substances 0.000 description 1
- 230000004927 fusion Effects 0.000 description 1
- 229910052732 germanium Inorganic materials 0.000 description 1
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 1
- 238000010438 heat treatment Methods 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 230000003993 interaction Effects 0.000 description 1
- 150000002500 ions Chemical class 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 238000004377 microelectronic Methods 0.000 description 1
- 238000012544 monitoring process Methods 0.000 description 1
- 230000004118 muscle contraction Effects 0.000 description 1
- 239000002071 nanotube Substances 0.000 description 1
- 230000001537 neural effect Effects 0.000 description 1
- 239000003921 oil Substances 0.000 description 1
- 230000037361 pathway Effects 0.000 description 1
- 230000002441 reversible effect Effects 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
- 230000001953 sensory effect Effects 0.000 description 1
- 239000002210 silicon-based material Substances 0.000 description 1
- 238000004513 sizing Methods 0.000 description 1
- 230000007704 transition Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
- H03F1/26—Modifications of amplifiers to reduce influence of noise generated by amplifying elements
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
- H03F3/45—Differential amplifiers
- H03F3/45071—Differential amplifiers with semiconductor devices only
- H03F3/45076—Differential amplifiers with semiconductor devices only characterised by the way of implementation of the active amplifying circuit in the differential amplifier
- H03F3/45179—Differential amplifiers with semiconductor devices only characterised by the way of implementation of the active amplifying circuit in the differential amplifier using MOSFET transistors as the active amplifying circuit
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
- H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind
- H01L27/085—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
- H01L27/088—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate
- H01L27/092—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate complementary MIS field-effect transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
- H03F1/08—Modifications of amplifiers to reduce detrimental influences of internal impedances of amplifying elements
- H03F1/083—Modifications of amplifiers to reduce detrimental influences of internal impedances of amplifying elements in transistor amplifiers
- H03F1/086—Modifications of amplifiers to reduce detrimental influences of internal impedances of amplifying elements in transistor amplifiers with FET's
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
- H03F1/56—Modifications of input or output impedances, not otherwise provided for
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
- H03F3/45—Differential amplifiers
- H03F3/45071—Differential amplifiers with semiconductor devices only
- H03F3/45076—Differential amplifiers with semiconductor devices only characterised by the way of implementation of the active amplifying circuit in the differential amplifier
- H03F3/45179—Differential amplifiers with semiconductor devices only characterised by the way of implementation of the active amplifying circuit in the differential amplifier using MOSFET transistors as the active amplifying circuit
- H03F3/45183—Long tailed pairs
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
- H03F3/45—Differential amplifiers
- H03F3/45071—Differential amplifiers with semiconductor devices only
- H03F3/45076—Differential amplifiers with semiconductor devices only characterised by the way of implementation of the active amplifying circuit in the differential amplifier
- H03F3/45475—Differential amplifiers with semiconductor devices only characterised by the way of implementation of the active amplifying circuit in the differential amplifier using IC blocks as the active amplifying circuit
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823814—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the source or drain structures, e.g. specific source or drain implants or silicided source or drain structures or raised source or drain structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
- H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind
- H01L27/085—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
- H01L27/088—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2200/00—Indexing scheme relating to amplifiers
- H03F2200/294—Indexing scheme relating to amplifiers the amplifier being a low noise amplifier [LNA]
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2200/00—Indexing scheme relating to amplifiers
- H03F2200/451—Indexing scheme relating to amplifiers the amplifier being a radio frequency amplifier
Definitions
- This invention relates to low noise sensor amplifiers and trans-impedance amplifiers using complementary pair of current injection field effect transistor devices.
- All signal sources function by projecting energy into its immediate surrounds. If the system under consideration is an electronic circuit, most of the projected power travels through its wires, and some may radiate. If the system under consideration is a volume conductor the energy projected into it will rapidly move throughout that medium such as an antenna projecting radio signal into the space. If the system is mechanical, the energy flux may move in waves from one point to another. No matter what the system electronic, fluid or wind, the signal source projects energy into its surround and that energy propagates away from the source; the process is always the same.
- any form of sensing is to intercept and register this energy flow, which is the sensed signal.
- the purpose of any sensing system is to intercept and collect some of that energy in the most effective form possible, by effective one means both as efficiently as possible and by excluding as much outside sources of energy as possible. Sensing the energy of this energy flux efficiently and with as little added system noise is the ultimate goal of any sensing in any type of system. The systems performance is judged on the merits of its ability to do so.
- a sensor front end amplifier system One way to do this is to have the receiver absorb as much of the signal energy flux as possible. An amplifier's performance is often judged by factors including quiescent power, noise the amplifier injects, overall noise of the implemented circuit and compatibility with up and downstream systems.
- One way to design a sensor front end amplifier system is to adjust the sensing to focus on the power that the signal source is able to project into the sensed local region where the sensor is located.
- a circuit 10a shows that such a Thevenin voltage signal source is driving an adjustable resistance load RLOAD.
- the magnitude of the voltage source is Voc, which is short for voltage open circuit, and means that if no current or power is drawn from this system, the open circuit voltage Voc presents between at the terminals A and B.
- FIG la of the black box 10b that contains this voltage signal source a circuit 11a shows that the signal source is drawn in a current source form to the black box lib.
- the current source has a value equal to the current that will flow in the attached circuit if the RLOAD resistance is set to a value of 0 ohms. This is the maximum amount of current flow that is possible. The value of this maximum current is called Iss or the current short circuit.
- the internal impedance of such a signal source is called the internal Thevenin resistance RTH.
- This internal Thevenin resistance RTH is the ratio of voltage open circuit to current short circuit.
- the internal resistance of a power source is the reason why your car cranks slower in cold weather. The cold increases the car batteries internal resistance while leaving the Voc, the open circuit voltage unchanged.
- the present invention relates to circuits built out of a novel and inventive compound device structure.
- the present invention relates to low noise sensor amplifiers and trans-impedance amplifiers using complementary pair of current field effect transistor devices.
- NiFET N-type current field-effect transistor
- PiFET P-type current field-effect transistor
- Each of NiFET and PiFET comprises a source terminal, a drain terminal, a gate terminal, and a diffusion terminal (iPort) of a corresponding conductivity type of the each of the PiFET and the NiFET, defining a source channel with a width and a length between the source terminal and the diffusion terminal, and a drain channel with a width and a length between the drain terminal and the diffusion terminal, the diffusion terminal causes changes in the diffused charge density throughout the source and drain channels, and the gate terminal is capacitively coupled to the source channel and the drain channel.
- iPort diffusion terminal
- the gate terminal of the PiFET and the gate terminal of the NiFET are connected together to form a common gate terminal for referring to a common mode voltage, and the drain terminals of the NiFET and the PiFET are connected together to form an output.
- the diffusion terminal and the source terminal of one of the NiFET or PiFET are connected in series with a signal source having a source impedance.
- the source channel of one of the NiFET and PiFET having an input impedance for matching with the source impedance, the input impedance is adjusting by a ratio of the width to the length of the source channel over the width to the length of the drain channel of the one of the PiFET and the NiFET.
- the input impedance may further be adjusted by a value of a supply power voltage. The ratio is adjusted to have the input impedance to be a low value for allowing to measure a short circuit current or to be a high value for allowing to measure a voltage source.
- a transimpedance amplifier comprising a complementary pair of a N-type current field-effect transistor (NiFET) and a P-type current field-effect transistor (PiFET), each of NiFET and PiFET comprises a source terminal, a drain terminal, a gate terminal, and a diffusion terminal (iPort) of a corresponding conductivity type of the each of the PiFET and the NiFET, which are defining a source channel with a width and a length between the source terminal and the diffusion terminal, and a drain channel with a width and a length between the drain terminal and the diffusion terminal, the diffusion terminal causes changes in the diffused charge density throughout the source and drain channels, and the gate terminal is capacitively coupled to the source channel and the drain channel.
- iFET N-type current field-effect transistor
- PiFET P-type current field-effect transistor
- the gate terminal of the PiFET and the gate terminal of the NiFET are connected together to form a common gate terminal, and the drain terminals of the NiFET and the PiFET are connected together to form an output.
- the diffusion terminal of the NiFET and the diffusion terminal of the PiFET are for receiving input current simultaneously or seperately, in which the source channel of the NiFET and the source channel of the PiFET have an input impedance for matching with the source impedance.
- the input impedance for the NiFET is adjusting by a ratio of the width to the length of the source channel over the width to the length of the drain channel of the NiFET.
- the input impedance for the PiFET is adjusting by a ratio of the width to the length of the source channel over the width to the length of the drain channel of the PiFET.
- the common gate terminal receives, simultaneously or separately from NiFET and/or PiFET, voltage signal in a high impedance mode.
- a differential transimpedance amplifier having a first complementary pair of a first n-type current field- effect transistor (NiFET) and a first p-type current field-effect transistor (PiFET) and a second complementary pair of a second NiFET and a second PiFET.
- each of the NiFETs and PiFETs it has a source terminal, a drain terminal, a gate terminal, and a diffusion terminal (iPort) of a corresponding conductivity type of the each of the PiFET and NiFET, defining a source channel between the source terminal and the diffusion terminal, and a drain channel between the drain terminal and the diffusion terminal, the diffusion terminal causes changes in the diffused charge density throughout the source and drain channels, and the gate terminal is capacitively coupled to the source channel and the drain channel.
- iPort diffusion terminal
- the gate terminal of the PiFET and the gate terminal of the NiFET are connected together to form a common gate terminal for each complimentary pair, the source terminal of the NiFET of each pair is connected to negative power supply and the source terminal of the PiFET of the each pair is connected to positive power supply, and drain terminals of the NiFET and the PiFET are connected together to form an output.
- the common gate of the first complimentary pair and the common gate of the second complementary pair are connected with the output of the second complementary pair to for generating an output voltage swings about a common mode voltage.
- the diffusion terminal of the first NiFET receives a positive input current and the diffusion terminal of the second NiFET receives a negative input current.
- the output of the first complementary pair forms a positive voltage output and the output of the second complementary pair forms a negative voltage output of the trans-impedance amplifier.
- Figure la illustrates a diagram showing a conceptual voltage signal sensing model
- Figure lb illustrates a diagram showing a conceptual current signal sensor model
- Figure lc illustrates a graph showing relationship among current short circuit (Iss), product of the voltage across and the current through the load resistance (PRL), and voltage open circuit (Voc) over adjustable load resistance (RLOAD or RL);
- Figure 2a illustrates three-dimensional perspective view of a MOS field-effect transistor (or iFET) with a new mid-channel bi-directional current port (iPort) of a preferred embodiment of the present invention
- Figure 2b illustrates a cross-section view of the iFET with visualized channel charge distribution
- Figure 2c illustrates a complementary pair of iFET (CiFET) compound device
- Figures 3a-l and 3a-2 illustrate an exemplary operational temperature performance range of CiFET
- Figure 3b illustrates a linearity of CiFET over many decades of current signal input range
- Figure 3c and 3d illustrate harmonic distortion in the Fourier transform harmonic analysis on CiFET
- Figure 3e illustrates a conceptual CiFET showing iFET ratio and common mode ratio (or cmRatio) based on a length and a width of source channel and a length and a width of drain channel of PiFET / NiFET;
- Figure 4a illustrates a diagram of a voltage signal sensor model using a CiFET
- Figure 4b illustrates a diagram of a current signal sensor model using a CiFET
- Figure 4c illustrates a diagram of a high-input impedance signal sensor model using a CiFET
- Figure 4d illustrates a circuit diagram of Wheatstone bridge configuration using a dual CiFET
- Figure 5a illustrates a diagram of a differential CiFET trans-impedance amplifier (dCiTIA) using CiFETs;
- Figure 5b shows a symbol diagram of dCiTIA
- Figure 5c shows an exemplary diagram for a RF transceiver using dCiTIA
- Figure 6 shows an exemplary diagram for a sensory circuit using voltage, current and voltage mode types of measurements based on a CiFET
- Figure 7a shows a low frequency small signal model for a prior art MOS transistor
- Figure 7b illustrates a conductance modeling of CiFET
- Figure 8 illustrates an exemplary gain performance over power supply voltage range of CiFET
- Figure 9a illustrates an exemplary trans-impedance amplifier (or TIA) using CiFETs
- Figure 9b illustrates another exemplary TIA using CiFETs.
- Figure 9c illustrates various impedance performance over range of iFET Ratio. DETAILED DESCRIPTION OF THE INVENTION
- a current injection Field Effect Transistor (or iFET) 200 which is an enhanced MOSFET and is comprised of substrate 26a or 26b, source terminal 24a or 24b. and drain terminal 29a or 29b, defining there between two channels 23a and 25a, or 23b and 25b on the substrate 26a or 26b, respectively, typically the first (source channel 23a, or 23b) is connected to the power supply (not shown) while the second (drain channel 25a, or 25b) connects to the load (not shown).
- the substrate 26a or 26b is N- or P-type.
- the two channels, source and drain channels 23a and 25a, or 23b and 25b, respectively, are connected to each other as shown in Figures 2a, and 2b, at the iPort control terminal 21a or 21b, and the channels 23a and 25a, or 23b and 25b, share a common gate control terminal 27a or 27b, respectively.
- This configuration means that the iFET structure 200 has more than one control input terminal.
- the gate control terminal 27a or 27b operates like a conventional MOSFET insulated gate, with its high input impedance and a characteristic Trans-conductance (gm) transfer function.
- FIG. 2c is a cross-section view of complementary pair of iFET (or CiFET) 300, which comprises P-type iFET (or PiFET) 301 and N-type iFET (or NiFET) 302, comprising input terminal 30e connected to both the gate control terminal 37e of PiFET 301 and NiFET 302, function as the common gate terminal 30e.
- CiFET 300 receives power, Power - and Power +, where Power - is connected to the source terminal of NiFET 302 and Power + is connected to the source terminal of PiFET 301.
- Each of PiFET 301 and NiFET 302 comprises iPort control terminals (31e and 32e) for receiving injection current.
- the drain terminal of PiFET 301 and NiFET 302 are combined to provide output 39e.
- PiFET 301 and NiFET 302 are laid out on the substrate (or body B+ and B- respectively) like a mirror image along well border WB shown therein;
- PiFET 301 comprises source terminal 38Pe, drain terminal 39Pe, and diffusion terminal or iPort control terminal / diffusion region 32e, defining source + channel 34e between the source terminal 38Pe and the iPort control terminal / Pi diffusion region 32e, and drain channel 36e between the drain terminal 39Pe and the iPort control terminal / Pi diffusion region 32e.
- NiFET 302 comprises source terminal 38Ne, drain terminal 39Ne, and iPort control terminal / Pi diffusion region 31e, defining source channel 33e between the source terminal 38Ne and the iPort control terminal / Ni diffusion region 31e, and drain channel 35e between the drain terminal 39Ne and the iPort control terminal / Ni diffusion region 31e.
- CiFET 300 further comprises a common gate terminal 30e over source + channel 34e, drain + channel 36e, source - channel 33e and drain - channel 35e. Accordingly, the common gate terminal 30e is capacitively coupled to the channels 34e, 36e, 35e, and 33e.
- the measurement circuit needs to have access to at least two leads from the source system.
- an adjustable resistance RLOAD is connected to the two leads and further the value resistance is adjusted across a wide range while the current though it and the voltage across it is monitored.
- the plot of these voltages and current through and across the load resistor RLOAD is shown in Fig lc.
- the current through the load resistance is shown to be maximum, Iss, when the load resistance value is zero (low input impedance).
- Iss Thevenin source resistance value
- RTH Thevenin source resistance value
- high input impedance high input impedance
- PRL is the product of the voltage across and the current through the load resistance RL. This is the power that the signal source is able to pass into the load resistor RLOAD.
- This load adjusted passed power PRL engages the signal power source and can in cases help separate signals coming from equal open circuit voltage sources.
- the signal sources are distinguished from each other by their respective delivered power.
- this technique helps maximize the signal component expression of the local heart depolarization from a more distant muscle contraction.
- This type of measurement technique increases the signal to noise ratio of the desired signal by diminishing the received signal from the more distant signal sources. The signal to noise ratio is inherently improved by using this technique.
- the fidelity of the sensed wideband transduced signal is much improved compared to using a bandwidth limiting technique that mutes all signals outside the expected signal frequency range.
- the new lower noise floor and wideband signal fidelity promises to uncover new features in the unobstructed transduced signal.
- the CiFET family either as a standalone device or in the form of a pair of CiFETs called a transimpedance amplifier (or TIA) is able to interface with sensors and signal sources optimally by tuning in on any off these three characteristics, 1) a voltage source, 2) a current source or 3) a source that can deliver power to the load resistance.
- the CiFET node input is further able to have its small signal input impedance adjusted so as to maximize the power transfer from a source or allow the small signal input resistance to be adjusted so as to present a high input impedance to a voltage source or an extremely low input impedance to a current source.
- the CiFET device as a sense amp can be all these things to a signal source whereas with operational amplifier based sensor interfacing several operational amplifiers and external components may be required to achieve the same end.
- the CiFET input impedance can be adjusted through its iFET Ratio, which is Width / Length of source channel over Width / Length of drain channel of iFET (see Figure 3e), to provide within limits a high enough input impedance that it will not load the voltage source.
- the CiFET input impedance may be adjusted to a very low value is needed to measure the short circuit current Iss.
- the iFET may be constructed with different length to width proportions for drain and source channels with very predictably differing results.
- CiFET input impedance may be adjusted by ratio (iFET Ratio) of is Width / Length of source channel over Width / Length of drain channel.
- the iFET Ratio represents relative iFET channel strength ratio (Source Channel strength / Drain Channel strength). More specifically, it is charge density ratio between operating iFET channels.
- the complementary pair of PiFET and NiFET is normally set to the same iFET Ratio, but both P-channels are wider by the common-mode Ratio (or cmRatio) which is used to approximately balance the P to N mobility differences.
- the cmRatio centers analog output voltage signal swing near half-way between the power rails and forms a common-mode voltage (Vcm) as analog ground. This enables maximum symmetrical dynamic range which tends to have complementary power supply noise cancellation while nullifying nonlinear harmonic terms in the output.
- the cmRatio (the P-to-N ratio of a CiFET) is a self-generated common-mode analog ground voltage (Vcm) that is formed by connecting the drain-to-gate of a replica CiFET making the Vcm adapt to prevailing semiconductor parameters.
- Vcm common-mode analog ground voltage
- One other consideration in channel sizing is limiting worst-case pass-through (totem- pole) current in order to operate the CiFET within maximum allowed DC current pass- through inside the transistors and related contacts and consideration of local heating and power-speed trade-offs.
- the voltages, current and power transduced from such a Thevenin power source is shown in Figure lc, that, as previously stated, the peak power (at ⁇ ) is transferred when the load resistance RL matches the signal sources internal impedance RTH.
- the peak power (at ⁇ ) is transferred when the load resistance RL matches the signal sources internal impedance RTH.
- the peak power (at ⁇ ) is transferred when the load resistance RL matches the signal sources internal impedance RTH.
- the RTH estimates as an indicator foretelling a change in the implanted electrode tissue connection. If the connection begins to fail the RTH will change. One must also include in this deduction the other sources of impedance in the measurement loop in order for the measurement to be meaningful. For example, an electrode will present a resistance of where ⁇ -electrode l s tne electrodes inherent interfacing resistance,
- ⁇ is the conductivity of the electrodes local tissue surrounds and r electrode i ' s the radius of the electrode in question.
- the R dectrode presents a value of approximately 500 ohms.
- the CiFET family is able to transduce from current sensors such as a photodiode, which produces a very low level current output signal.
- the photodiode process modulates the reverse leakage current when photons strike its surface to produce a delicate current source. This tiny modulation is the signal and to transduce it accurately the photodiode must deliver that current to a low impedance node that will accept that current, and produce an amplified signal that faithfully tracks the input current.
- the CiFET provides such a low input impedance iPort and turns that current input into an amplified voltage output while having a wide enough bandwidth, an ultra-low signal to noise ratio and an ultra linear transform so as to faithfully provide that photodiode signal transduction.
- a pH meter presents a high output impedance and needs to be transduced as an unloaded voltage source. Drawing current from a pH sensor, where will change its presented sensor voltage so that it no longer reflects the open circuit voltage. This reduces the pH meters accuracy and would make an unsuitable transducer.
- the CiFET family is able to provide the appropriate loading impedance across the broad spectrum of current and voltage source needs, which is to say it can provide, by design, both high and low input impedances as demanded by the specific sensors needs. The CiFET family does this while providing an extremely high bandwidth and ultra-low signal to noise ratios, it provides essentially transparent amplification.
- the CiFET amplifiers also have another hidden characteristic(s).
- the complimentary iPort nodes are driven to a specific DC bias voltage.
- this DC offset voltage can be made to range from the high millivolts to the hundreds of millivolts. If that DC voltage is monitored and calibrated, it provides a high-quality measurement of the CiFET' s temperature. In essence the CiFET has its own built in temperature sensor.
- Figures 4a and 4b show exemplary drawings for CiFET applications and its adaptabilities as current sensor or voltage sensor amplifier.
- Figure 4a illustrates a diagram 10' of a voltage signal sensor model using a CiFET 300', where the adjustable resistance RLOAD is replaced with CiFET 300', in which NiPort 31' and source terminal 38N' of the NiFET of CiFET 300' is connected in series with Thevenin equivalent voltage source 10c (Voc and RTH).
- Terminal 30' references to a common mode voltage VCM.
- the output Vout of CiFET 300' references to the common mode voltage VCM such that it will avoid inclusion of power supply and ground noise(s) to its output.
- FIG. 4b illustrates a diagram 11' of a current signal sensor model using a CiFET 300", where the adjustable resistance RLOAD is replaced with CiFET 300", in which NiPort 31" and source terminal 38N" of the NiFET of CiFET 300" is connected in series with the current source 11c (Iss / RTH).
- Terminal 30 references to a common mode voltage VCM.
- the output Vout of CiFET 300 references to the common mode voltage VCM such that it will avoid inclusion of power supply and ground noise(s) to its output.
- CiFET family addresses this need by much more than just providing unmatched analog performance.
- the CiFET family is compatible at the silicon level with any process node than can produce a CMOS logic inverter.
- the CiFET analog performance scales into the geometry of high single digit nanometer scale process nodes as judged by modelling on software such as Cadence or HSpice.
- the analog CiFET structures and CiFET based logic constructs can reside on the same silicone next to, and intermixed with optimized CMOS logic constructs.
- CiFET needs no extra add-ons to the standard process node considerations that are optimized for digital structures, save for the ability to adjust the width and length of the CiFET geometries and possibly the lower supply voltages where the CiFET can still operate. There are no extra process node add-ons, whether one uses planar, FETs, FinFETs or other type of FET structures and across the wide range of process node scales. Analog designs are portable, if the CiFET circuit works at 180nm it will work at other smaller size(s) as well. This design compatibility extends to the circuit simulation programs used to model CiFET circuits; more will be said on this later in the document.
- the CiFET structure is an electric field driven device that uses the produced controlling transconductance.
- the CiFET structure is applicable to any process whether based in silicon, other materials (like germanium, nano-tube, etc.) or even designed into bio-protein structures that can produce and affect a transconductance type of control over another of the devices parameters.
- the use of the term transistor may include these new developing transconductance producing structures.
- FIG 4c shows a diagram of a high-input impedance signal sensor model 10" using a CiFET 300"', where CiFET 300"' is connected to a voltage signal source 10c (Voc and RTH) through its Vinput 30"'.
- CiFET 300"' operates in a high-input impedance mode for monitoring / sensing the voltage signal source 10c.
- VCM common mode voltage bias generator
- the signal path avoids supply and ground line noises.
- the common mode voltage, VCM is generated by a common mode voltage generator, an example of which may be a replica IC co-resident CiFET, such as reference numeral 98 shown in Figure 9a.
- This common mode bias voltage generator output self-adjusts to the peak performance point of the CiFET structure.
- the produced biasing voltage incorporates the realized process and global parameters like ambient temperature to continually adjust to this optimal common mode bias voltage point.
- the improvements the CiFET design brings include compatibility with existent silicon process nodes, compatibility with current design and layout software and the CiFET analog structure brings new capability to analog designs that can dramatically reduce the silicone surface area needed for the same analog function, in some cases the surface area reduced is by a factor greater than 100: 1 as in the case when the required silicone surface area of a folded cascade differential amplifier is compared with its CiFET TIA counterpart.
- the CiFET family brings forth new analog design functions such as a minimalist Wheatstone impedance bridge detector Figure 4d to a circuit that can transmit and receive at the same time Figure 5c. Details of this circuit are presented in the later application section.
- CiFET produced design eliminates the high value resistors that are sometimes used in low photodetector current to voltage detectors and transducers. By eliminating or reducing the need for the high value resistance's the CiFET net circuit noise is reduced further because the Boltzmann resistor noise of the various circuit components are either reduced or simply eliminated.
- FIG. 6 An example of this process is shown as a model 600 in Figure 6.
- Three signal sources 61a, 61b and 61c have been represented, all with the same open circuit voltage V and each with a different source resistance 62a, 62b and 62c, respectively.
- Access resistance to the close source is Ri 62a: 100 ohms
- R 2 62b 1000 ohms to a near source
- R3 62c 10,000 ohms to a distant source.
- the load resistance RLOAD 64 is placed between the two sensing electrodes, probe electrode 63 and reference electrode 65, one in the midst of the driven action and one remote from that action for simplicity.
- resistive value of RLOAD 64 If resistive value of RLOAD 64 is high, the probe electrode 63 will float to the voltage open source voltage potential. The signal from the distant source may contain more noise, but its open circuit voltage V will register at the probe electrode 63 the same as the voltage open circuit potential of the close source.
- the value of the load resistor RLOAD 64 is very low in the tens of ohms region. In this case each signal source now supplies its short circuit current to the summing point at the probe electrode 63.
- the close source supplies a V/100 (or V/Ri) amount of current (Ii), the near is V/1000 (or V/R2) amount of current (I2), and the far supplies a V/10,000 (or V/R3) current (I3).
- the measurement technique improves the signal to noise ratio of the close sources without any addition signal processing or noise inducing steps.
- I T represents the sum of the currents Ii, I 2 and I3 that represent the input current to NiPort 31h of the CiFET 300h.
- Ii, I 2 and I3 represent the input current to NiPort 31h of the CiFET 300h.
- Ii, I 2 and I3 represent the input current to NiPort 31h of the CiFET 300h.
- V Rload refers to the voltage that is produced across the external loading resistance connected to the signal source in question.
- the concept of V Rload is further developed in this section.
- US Patent No. 5,156, 149 used conventional operational amplifiers and several external components to achieve this measurement technique. Noise inducing feedback techniques where employed to produce a virtual node on the probe electrode where the summed currents could be tallied. That same measurement may be performed by one biased
- CiFET TIA amplifier with the implanted electrodes connected to the respective differential iPort inputs.
- the CiFET' s iPort inputs will provide the RLOAD 64 to the probe 63 and reference 65 electrodes, and transduce the current signal directly to a produced differential output voltage.
- Current measurements in a volume conductor offer another benefit inherent and thus noiseless to the technique. When measuring the potential as one moves away from a sphere of charge, the signal, the voltage drops inversely with distance from the charge source.
- the measurement in effect is measuring the electrode local electric field from the dynamically changing sphere of charge.
- the electric field drops off with an inverse square relationship with distance from that sphere of charge.
- the volume from which the electric field measurement is drawn is smaller and therefore the region from which the noise sources can intrude is reduced.
- the signal to noise ratio of the current inherently has a chance to be larger than a voltage measurement made from that same electrode. This ability is very important when using in-vivo electrodes to sense body depolarizations from cardiac or neural events.
- Improvements in usable bandwidth, lower supply voltages, input drive flexibility, signal to noise performance improvements, ultra-low intermodulation fidelity, ability to be integrated with digital CMOS process nodes, tolerant of process variability, design transportability with process node scaling, compatibility with existent software design and layout tools, ability to produce standard analog circuit functions and the expansion of the building blocks available to analog designs are all components of improving the art of sensing from signal sources.
- the CiFET extends or brings forth new capabilities in all these areas.
- circuit applications will be detailed later to show a traditional Wheatstone bridge application and a new circuit configuration that can be used to sense from an implanted electrode or sense from an RF antenna.
- the linearity of the CiFET shown in Figure 3b also extends over many decades of current signal input. This linearity and decades of dynamic range contributes to the lack of harmonic distortion seen in the Fourier transform harmonic analysis seen in Figures 3c and 3d.
- the CiFET structure produces a fusion electronic device, its layout appears as two conjoined enhanced MOSFETs coupled with its complimentary conjoined MOSFET pair (or complementary pair of iFETs) to produce a CiFET structure.
- This simple structure belies what is going on under its hood.
- To address the functional parts of the CiFET a good place to start is to examine the nature of the p and n source channel.
- Figure 7b a small signal model of the CiFET is presented, which is based on the teachings of the book by Y. Tsividis, entitled “The MOS Transistor 3rd edition" (“Y. Tsividis”) at pages 394-395.
- CiFET would not have its ultra-wide bandwidth and it ultra-low noise performance comes into existence because of the intimate connection between the elements that connect to the common path through the CiFET structure.
- Figure 7b illustrates the various small signal elements of CiFET, the current input p and n iPorts, and the output voltage port.
- the gates are all connected to the biasing common mode voltage Vcm.
- This common mode voltage Vcm is developed in a dedicated CiFET.
- transconductance ratios that are defined to model the small signal operation of an iFET they are adequately detailed in many books. It is widely accepted that the MOS Operation book by Y. Tsividis does a particularly good job in their descriptions. Two of those descriptions will be brought forth. The first is the transconductance of the MOS device which relates how the drain current will react to a change in the gate to source voltage of the device in question while many other parameters around the device are held constant. This transconductance partial differential equation is presented below and the term is used in many of the descriptions.
- the other transconductance term that is used is the change in the drain current with respect to a change in the drain to source voltage of the device in question. This equation is presented below and is used in some of the presented figures.
- CiFET the change in drain current when the source voltage is varied while holding the gate voltage, the substrate voltage and drain voltage constant. It will be assumed to be nearly identical to the g m term in MOSFET models which refers to the change in drain current with respect to a change in the gate to source voltage. Referring to Figure 2c, the difference here lies in the fact that normally the gate is signal driven here the gate is held at a constant voltage and the drain channel 35e or 36e is driven by the small signal produced by the iPort current injection at NiPort 31e / PiPort 32e.
- the iFET Ratio refers to specific channel W/L ratios found in the sources and drain channel of the same substrate type. Often the iFET Ratios of the complimentary pairs that make up the CiFET structure are set the same to ensure mirror like operation in the device, this, however, is not an absolute requirement of the CiFET design.
- the iFET Ratio along with the V supply voltage determines both the p and n iPort small signal input impedances and the Wt output voltage driving source impedance. The operation of the excess source channel electrons follows the rules of diffusion and migration flow as determined by the drain to source DC voltage of the source channel iFETs.
- the source channel of the NiFET and PiFET 33e and 34e are configured as constant current sources as they are driven by the constant common mode voltage drive Vcm.
- This channel's drain to source voltage may vary from millivolts to hundreds of millivolts.
- the source channel 33e and 34e iFET current source action will be compromised as the drain to source voltage falls. However, with its excess electrons, even if they are not driven by migration still provide an iPort low impedance source impedance to analog ground and supports the use of the CiFET as a current signal source sink. These current sources perform better as their source degeneration begins to function. Note that in operation no small signal current flows in either the NiFET source channel 33e or PiFET source channel 34e. The small currents are limited to the n and p drain channels, 35e and 36e, as will be discussed.
- NiPort 31e is both the drain of the source channel 33e and the source of the drain channel 35e.
- the DC operating point of the CiFET has been established by the iFET Ratio in silicon it needs the specific value of the supply voltage to fix the final input impedance of the NiPort and operating point.
- the power supply voltage may be used to modify the CiFETs behavior and operating point in a dynamic manner.
- a CiFET can control another CiFETs supply voltage Vdd which would make all the properties of the CiFET dynamically adjustable, sort of like software rewriting itself to suit the immediate needs. Dynamic parametric control of the CiFET' s properties can be implemented.
- CiFET structure Referring again to the low frequency small signal model for an MOS transistor is given in Figure 7a or in Y. Tsividis at pp 394. Many additional transconductance parameters are shown and ultimately needed to understand the flexible operation of the CiFET structure can provide.
- the MOS action in turning a gate to source voltage variation into a drain current modulation is modelled as a current source in parallel with the source channel resistance as shown in Figure 7b.
- the gm*vgs drain current source term interacts with its parallel loading resistances to produce a voltage. This voltage is the output voltage of the CiFET.
- the CiFET amplification factor comes from the small iPort voltage that is produced when it accepts an injected current.
- the source channel MOS transistor sits astride or on top of the source channel in intimate contact. When the source channel MOS is forcefully biased or clamped into exponential diffusion channel current mode bias point wherein small change in the gate to source voltage has an exponential control of the modulation of a fraction of the channel current.
- the source MOS channel operates in a common source MOS amplifier configuration.
- the source terminal of this transistor structure that is being driven rather than the gate. Therefore, this drives the current into the NiPort and causes the CiFETs output voltage to go up in a non- inverting direction as does an injecting current into the PiPort does.
- Current into either the p or n iPort causes the output voltage to move toward Vdd. Both iPort current injections produce a non-inverting output voltage swing.
- the source channel operates in a superposition mode; it has the DC bias current flowing through it as it would through a substrate resistor. It also operates as a common source amplifier to the small signal drive. This modulated channel current is superimposed on the DC drain current.
- the source channel of iFET has a V gs DC bias and its DC Vds imposed by the iFET Ratio of the devices and the Vdd powering the CiFET device.
- the DC Vgs of the source channel sets its operating point and sets it its position in the range of exponential operation as opposed to weak inversion operation which is normally associated with limited bandwidth. To an extent, the slow weak inversion performance is related to the sparsity of free electrons that are immediately available to respond to the fields imposed by the gate to source voltage.
- the gate to source voltage produced transconductance When the gate to source voltage produced transconductance is called upon to cause a fog like cloud of weak inversion produced channel free electrons that may not be in the right place, they must first migrate to the region of transconductance demanded action and then participate in the electron migration that the imposed condition demands.
- the sparsity of weak inversion electrons is eliminated by higher than the threshold gate voltage which provides a background DC channel current source.
- the background DC bias current makes free electrons readily and immediately available and able to participate in the migration demands of the exponential gate source voltage control.
- the input small signal impedance the iPort presents will be low as the drain channel transistor will only have a few tens of millivolts across it and will be a very poor current source and will appear mostly as a resistor.
- the iFET Ratio is 4: 1 the NiPort DC bias voltage will rise to a couple hundred millivolts, the common mode bias voltage will remain at 0.4 volts and the DC source V gs bias voltage will change to about 200 millivolts. Now the N-channel source transistor has about 200 millivolts across is drain to source, so it will begin to behave like a real current source and not the passive channel resistor it was when that voltage was only 20 millivolts.
- the n-channel drain MOS transistor will now be DC biased to about 200 millivolts DC, that n-channel source transistor is still biased in the strong inversion mode but at a different operating point with different characteristics.
- the threshold voltage is about 350 to 400 millivolts in these source and drain channels of the CiFET.
- Threshold voltage has many definitions the growing use of C. Enz's definition of the gate to source voltage where the MOS channel current is due to 1 ⁇ 2 migration and 1 ⁇ 2 to diffusion is growing in use and acceptance.
- the input impedance seen at the NiPort or PiPort is the parallel combination of looking into the drain of the source iFET. It is changed by the DC voltage across its source to drain connections and looking into the source terminal of the NiFET. Looking into this source, the small signal encounters a common gate source driven MOS amplifier configuration which presents low source impedance to the driving small signal.
- the specific iFET Ratio adjusts the input and output impedance as seen in Figures 9a, 9b and 9c. Adding to the output impedance of the source channel current source as that iFET's transconductance grows is the property of source degeneration which effectively increases the output impedance of that transistor.
- FIG. 9a illustrates a block diagram of an exemplary trans-impedance amplifier 900a using a single biased CiFET 300i.
- the separate iPort inputs, PiPort 91a and NiPort 91b, to both of the complementary inputs are detailed.
- PiPort 91a and NiPort 91b may receive input simultaneously with or separately, with different input impedances at PiPort 91a and NiPort 91b.
- the output voltage is delivered through the common drain connection of the complementary pairs node 90a.
- CiFET 300i may, simultaneously with or separately from PiPort 91a and/or NiPort 91b, receives input at Vin 30i for receiving a voltage signal 50 in a high-impedance mode.
- the common mode voltage Vcm is generated by another separate CiFET 300j where the output 39j is connected to its common gates 30j; the common mode voltage generator 98 produces a bias voltage normally centered at around one half the value of the power supply voltage.
- This common mode voltage 90b sets the driven CiFETs biasing point to which its output signal voltage 90a swing is referenced. Being referenced to a derived midpoint bias voltage the CiFET sidesteps using either the ground or power supply as its reference voltage and thereby also bypasses to a great extent the noise that is carried on the lines. This is an important point when the CiFET is adjacent to on chip digital logic. The output of this single driven CiFET is single ended.
- Figure 9b illustrates another exemplary diagram of a transimpedance amplifier (or TIA) using two CiFETs 300f and 300g, biased by the common mode voltage 97a / 97b.
- CiFETs 300f and 300g accept the driving inputs from one or any combination of one or more of PiPort 95a, NiPort 95b, PiPort 95c and NiPort 95d.
- this pair is driven by a differential signal source through, for example NiPort 95b and NiPort 95d, it produces a differential output as shown in the figure between points 96a and 96b.
- a common mode voltage may be provided by an external circuit 98, in the example, including a single CiFET, the configuration of which is the same as one shown in the circuit 98 in Figure 9a.
- CiFETs 300f and 300g may, simultaneously with or separately from PiPort 95a, NiPort 95b, PiPort 95c and/or NiPort 95d, voltage signal(s) 50f / 50g in high impedance mode at Vin 30f / 30g.
- the source channels of NiFET and PiFET of the CiFET operates as a super inverted device that provides a current source like operation or it supplies a low impedance electron rich conduction channel depending on the iFET Ratio.
- the drain channels of NiFET and PiFET of the CiFET provides three functions simultaneously, 1) it passes the DC channel bias current like a resistor while 2) acting as a common source weak inversion, exponential gain amplifier to the small signal voltages produced by the injection of the NiPort current signal and this same transistor also 3) looks like a common gate source driven low input impedance CiFET amplifier to the iPort injected small signal current.
- the common source weak inversion amplifier provides the current gain of gmVgs to the drain circuit, where this current produces the CiFET output voltage signal as it interacts with the n- channel source to drain transconductance.
- the output impedance of the output voltage is also affected by the iFET Ratio.
- the CiFET structure With adjustment the CiFET structure is able to produce a current input sensor with a 50-ohm input impedance while providing amplification to that signal and producing a transimpedance conversion to an output voltage with an output impedance of 50 ohms as well to drive downstream circuits. All of this occurs inside the CiFET structure with no external components.
- the developed small signal currents only flow in the n and p drain channels 35e and 36e, they do not flow in the n and p source channels 33e and 34e.
- the driven iPort of the CiFETs determines the output voltage through its common source weak inversion operation. This developed small signal current is either supplied or absorbed by the driven iPorts complimentary partner.
- the NiPort 31e is driven the drain to source voltage of the PiFET' s source channel 34e and drain channel 36e varies dynamically to satisfy the concurrent simultaneous equations.
- the surrounding conductance's of those devices shift in such a way as to dynamically produce a real-time solution to these simultaneous equations.
- the whole of the CiFET structure including the drain to source voltages, the iPort DC bias points, the device conductance's and the devices gm all shift to achieve this real-time solution.
- the CiFET is able to meet the simultaneous demands and minimize the voltage changes seen anywhere in the CiFET structure. Since parasitic currents are directly proportional to voltage changes and the current that flows to charge these devices, the entire CiFET structure works to improve its frequency response through this disturbance distribution process.
- CiFET operation if the CiFET was constructed using discrete MOS transistors, but that configuration would not, could not produce the net wide bandwidth and the low noise performance seen in the actual IC level CiFET structure as the adjacency is part of the CiFET recipe.
- the CiFET operation depends on its complimentary pair which in a sense forms a perfect tracking load to the driving N-channel signal.
- the P channel complementary loads continuously change to perfectly absorb or supply the small signal current that flows in and between the N and P drain channels 35e and 36e.
- the driven iPort, the iFET Ratio and the CiFETs Vdd set the stage and the response to the changes in the injected iPort current signal input.
- the entire CiFET structure changes its dynamic bias points in many places to provide the solution to the imposed parametric equations that define the CiFETs specific state.
- the high frequency performance can be traced partially to the pre-charging of the distributed internal capacitances and the short space constants for the free electron transits that is commanded by the weak inversion mode and the ready availability of free electrons from the driven DC channel bias current.
- the specific input and output impedances are determined by the process set iFET Ratios and the Vdd power supply.
- the resulting CiFET operating point along with its operating properties are also determined by these settings. These settings may be changed at manufacturing time or by modulating the power supply in the final circuit. The flexibility the CiFET brings to any sensor interface problem expands the breadth of solutions approaches that may be brought to bear on the specific measurement and signal transduction needs.
- CiFET designs use the same MOS design rules that are taught and discussed in many books on MOS device operation and analog MOS designs.
- the transition from a MOS analog current mirror based design to a CiFET analog design is a process of extending one' s design portable intellectual design portfolio.
- the repurposing of the analog MOS current mirror in the CiFET design along with the entire complimentary CiFET structure reduces analog function power, and lowers the possible Vdd power supply voltage, which must occur for CiFET designs to scale to smaller process nodes.
- the silicon chip surface area required for a folded cascade differential amplifier is reduced by a factor of more than 100 with a CiFET design.
- the CiFET structure can be produced by any process node (planer MOS or FinFET etc.) that can produce a CMOS invertor, there are no process node extensions and the design scales over a wide range of process node feature sizes.
- the CiFET is modelled to work in the 10 nano-meter feature size where a normal MOSFET amplifiers gain drops below one due to the dramatic lowering of the MOSFET' s shunting resistance at these scales.
- the MOSFET transconductance increases.
- CMOS design books includes but not limited to, "Analysis and Design of Analog Integrated Circuits 5 th edition,” by Paul Gray et al.; “CMOS Analog Circuit Design Second Edition” by P.E. Allen et al., “The MOS Transistor 3 rd edition” by Y. Tsividis; “Microelectronic Circuits 7 th Edition” by Adel S. SEDRA et al., and "Charge-based MOS Transistor Modeling" by C. Enz and E. Vittoz.
- CiFET One of the strengths of the CiFET family lies in the fact that the rich tapestry of analog MOS design is embraced by the CiFET approach.
- Industry standard analog design modelling software is used for analysis and circuit performance exploration.
- the professional level programs such as Cadence and HSpice is used unmodified by any extensions just as the process node on the silicon chip requires no extensions.
- the only requirement for the analysis software is that it must support an all-region simulation model such as EKV or BSFM level 6 models or higher. Specifically, these models merge one region of MOS operation say exponential inversion into the quadratic region where the square law dominates MOS performance in a smooth and differentially continuous fashion from one mode to the other mode. Piecewise models would produce model based abnormal results.
- the relative tolerance of the calculations must be set to very low levels in order to produce accurate results.
- Settings analysis parameters into the fempto-volts, fempto-amps and fempto- coulombs are also required.
- the CiFETs model conformity will improve.
- Analog design modularity and performance claims support using the CiFET as a universally adaptable, ultra-wideband frequency response, ultra-low noise performance transparent amplification device.
- CiFET technology allows the analog sensor functions to be amplified, processed, digitized and passed onto adjacent digital processing is on the same chip. With CiFETs one is able to design a multifunction chip containing all the system components analog to digital and finally to the production of a data stream that is passed onto other system downstream and do it in an achievable design fashion and with an economical budget.
- CiFET In addition to the iPort current injection signal modulation ports, there exists yet one more way to effect drain current modulation and therefore the signal output voltage of the CiFET. Often all the gates of the CiFET structure are connected together, and are connected to the mid-point bias potential call voltage common mode V cm , however yet another signal may be superimposed on this mid-point bias common mode voltage. This signal source "sees" the high input impedance of a MOSFET gate with considerations of the V cm impedance kept in mind. Small signal modulation from the CiFET gates will also be reflected in the modulation of the CiFET channel current and in the end in the CiFET amplified voltage output. This brings to three inputs that can simultaneously modulate the output voltage of a single CiFET. To accomplish the same function would require several operational amplifiers and external components, even more if one needed to match the input impedance requirements of a driving signal source.
- the CiFET offers a compact solution to many tricky sensors interface, low noise and wide bandwidth sensing problems.
- a four-terminal bridge 400 is presented, drive (or i Tset) 42 is applied between the top and bottom nodes.
- This drive 42 can be either a voltage or a current source. If the elements in the branches are matched the current down each leg will be equal and therefore the voltage at the undriven nodes will be equal. If, however, the elements are not symmetrically equal the arms will be imbalanced and the potential at the midpoint of the arms will not be equal.
- Each midpoint arm is connected to the NiPort 301a and 301b of a CiFETs 300a and 300b.
- This imbalance will cause unequal currents to flow into the respective NiPorts 301a and 301b.
- Current at NiPorts 301a and 301b determine that CiFETs output voltage 303a and 303b. If the current at NiPorts 301a and 301b is unequal the output voltage will be unequal, and the imbalance in the bridge 400 will be detected. Normally this detection would require a differential voltage amplifier.
- CiFETs such a detector can be developed with a high input impedance with respect to the bridges impedances Zl 41a; Z2 41b; Z3 41c and Z4 41d, or it can be designed to be a differential current sensor. The specific design choice is made based on the specifics of the problem to be solved.
- FIG. 5a illustrates an example of a differential trans-impedance amplifier (dCiTIA) 710.
- the circuit 710 consists of two appropriately-ratioed CiFET building blocks (iFET ratio of each of NiFETs and PiFETs are appropriately configured), including first CiFET 300f, second CiFET 300g, arranged to allow current inputs through PiPorts 32f and 32g and NiPorts 31f and 31g of the CiFETs 300f and 300g, while the first CiFET 300f output +Vout 96a and the second CiFET 300g for -Vout 96b, and generates Vcm or common mode voltage 97a / 97b
- Figure 5b shows a symbol diagram 710' of dCiTIA 710 shown in Figure 5a.
- FIG. 5c a circuit using the CiFETs is presented that would be difficult to implement with operational amplifier based designs.
- This CiFET-based circuit 500 uses the ultra-high common mode rejection delivered by the differential CiFET or dCiTIA amplifier 710c configuration.
- the dCiTIA amplifier configuration that was used in the Wheatstone bridge (as shown in Figure 4d) is now configured with several external resistors as shown.
- a RE antenna source 56 introduces the sensed signal to one of the connected differential input N or PiPorts.
- an NiPort connection is shown.
- the antenna has a designed output impedance, usually around 50 ohms. That value of antenna impedance 54 is connected to the other NiPort.
- the two differential NiPorts are further connected with external resistors 52 and 53 of one half that value of the input impedance 54.
- the junction of those resistors 52, 53, 54 and 55 are connected to ground, in the figure it is connected to another amplifier. Without the extra amplifier consider the case when the antenna signal injects current into its NiPort. In this case the injected current into the plus and minus differential NiPorts is not balanced and the CiFET will register that imbalance as an output voltage signal +Rcv and -Rev. The antenna's signal will be amplified.
- the shown amplifier labelled PA 51 is connected to the junction of the half value resistors 52 and 53. It will drive current into the NiPort differential nodes of dCiTIA 710c. If the external resistances 52 and 53 are balanced and matched the PA amplifier will drive equal currents into these differential nodes. As the driven iPort currents are equal the dCiTIA amplifier 710c will not register the PA amplifiers 51 supplied current. The connected amplifier 51, however, will drive the connected antenna 56. The dCiTIA 710c will still amplify the unbalanced antenna signal current. The net result is that the CiFET will allow the antenna signal current to be registered while the antenna 56 is also, simultaneously transmitting the driven signal supplied by the external amplifier PA 51.
Abstract
Description
Claims
Priority Applications (6)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201780082331.6A CN110168929A (en) | 2016-11-23 | 2017-11-24 | Use the low noise sensor amplifier and transimpedance amplifier of the electric current injection field effect transistor devices of complementary pair |
EP17874239.1A EP3545619A4 (en) | 2016-11-23 | 2017-11-24 | Low noise sensor amplifiers and trans-impedance amplifiers using complementary pair of current injection field-effect transistor devices |
US16/463,711 US20190280652A1 (en) | 2016-11-23 | 2017-11-24 | Low noise sensor amplifiers and trans-impedance amplifiers using complementary pair of current injection field-effect transistor devices |
KR1020197017938A KR20190077588A (en) | 2016-11-23 | 2017-11-24 | Low noise sensor amplifier and trans-impedance amplifier using complementary pair of current injection field effect transistor elements |
JP2019527922A JP2019536374A (en) | 2016-11-23 | 2017-11-24 | Low noise sensor amplifier and transimpedance amplifier using complementary pairs of current injection field effect transistor devices |
CA3082882A CA3082882A1 (en) | 2016-11-23 | 2017-11-24 | Low noise sensor amplifiers and trans-impedance amplifiers using complementary pair of current injection field-effect transistor devices |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US201662425642P | 2016-11-23 | 2016-11-23 | |
US62/425,642 | 2016-11-23 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2018098389A1 true WO2018098389A1 (en) | 2018-05-31 |
Family
ID=62195661
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2017/063180 WO2018098389A1 (en) | 2016-11-23 | 2017-11-24 | Low noise sensor amplifiers and trans-impedance amplifiers using complementary pair of current injection field-effect transistor devices |
Country Status (7)
Country | Link |
---|---|
US (1) | US20190280652A1 (en) |
EP (1) | EP3545619A4 (en) |
JP (1) | JP2019536374A (en) |
KR (1) | KR20190077588A (en) |
CN (1) | CN110168929A (en) |
CA (1) | CA3082882A1 (en) |
WO (1) | WO2018098389A1 (en) |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN110618167B (en) * | 2019-09-23 | 2022-04-29 | 张家港万众一芯生物科技有限公司 | pH value detection device, preparation method thereof and pH value detection method |
KR20210041358A (en) | 2019-10-07 | 2021-04-15 | 삼성전자주식회사 | Reconfigurable analog filter and integrated circuit including the same |
CN110865112B (en) * | 2019-11-18 | 2021-04-02 | 浙江大学 | Transimpedance type reading circuit and method for field effect sensor |
CN113225050B (en) * | 2021-05-18 | 2024-01-23 | 芜湖麦可威电磁科技有限公司 | Schmitt trigger based on GaAs HEMT technology |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20030071686A1 (en) * | 2001-08-31 | 2003-04-17 | Lemkin Mark Alan | High voltage integrated circuit amplifier |
US20060238241A1 (en) * | 1996-06-05 | 2006-10-26 | Intersil Americas Inc. | Monolithic class d amplifier |
US20080157215A1 (en) * | 2006-12-28 | 2008-07-03 | Toshiba America Electronic Components, Inc. | Inter-Diffusion Barrier Structures for Dopants in Gate Electrodes, and Method for Manufacturing |
US20120038419A1 (en) * | 2010-01-12 | 2012-02-16 | Dieter Draxelmayr | Mitigating side effects of impedance transformation circuits |
US20150311872A1 (en) * | 2014-04-25 | 2015-10-29 | Analog Devices, Inc. | Apparatus and methods for amplifier input protection |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4241316A (en) * | 1979-01-18 | 1980-12-23 | Lawrence Kavanau | Field effect transconductance amplifiers |
US6703682B2 (en) * | 1999-12-22 | 2004-03-09 | Texas Advanced Optoelectronic Solutions, Inc. | High sheet MOS resistor method and apparatus |
KR102201101B1 (en) * | 2015-07-29 | 2021-01-11 | 서킷 시드, 엘엘씨 | Complementary current field effect transistor element and amplifier |
-
2017
- 2017-11-24 CA CA3082882A patent/CA3082882A1/en not_active Abandoned
- 2017-11-24 JP JP2019527922A patent/JP2019536374A/en active Pending
- 2017-11-24 KR KR1020197017938A patent/KR20190077588A/en unknown
- 2017-11-24 EP EP17874239.1A patent/EP3545619A4/en not_active Withdrawn
- 2017-11-24 US US16/463,711 patent/US20190280652A1/en not_active Abandoned
- 2017-11-24 WO PCT/US2017/063180 patent/WO2018098389A1/en unknown
- 2017-11-24 CN CN201780082331.6A patent/CN110168929A/en active Pending
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060238241A1 (en) * | 1996-06-05 | 2006-10-26 | Intersil Americas Inc. | Monolithic class d amplifier |
US20030071686A1 (en) * | 2001-08-31 | 2003-04-17 | Lemkin Mark Alan | High voltage integrated circuit amplifier |
US20080157215A1 (en) * | 2006-12-28 | 2008-07-03 | Toshiba America Electronic Components, Inc. | Inter-Diffusion Barrier Structures for Dopants in Gate Electrodes, and Method for Manufacturing |
US20120038419A1 (en) * | 2010-01-12 | 2012-02-16 | Dieter Draxelmayr | Mitigating side effects of impedance transformation circuits |
US20150311872A1 (en) * | 2014-04-25 | 2015-10-29 | Analog Devices, Inc. | Apparatus and methods for amplifier input protection |
Non-Patent Citations (1)
Title |
---|
See also references of EP3545619A4 * |
Also Published As
Publication number | Publication date |
---|---|
EP3545619A1 (en) | 2019-10-02 |
US20190280652A1 (en) | 2019-09-12 |
CA3082882A1 (en) | 2018-05-31 |
JP2019536374A (en) | 2019-12-12 |
EP3545619A4 (en) | 2020-06-24 |
CN110168929A (en) | 2019-08-23 |
KR20190077588A (en) | 2019-07-03 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10840854B2 (en) | Complementary current field-effect transistor devices and amplifiers | |
Song et al. | An MOS four-quadrant analog multiplier using simple two-input squaring circuits with source followers | |
US10476457B2 (en) | Low noise trans-impedance amplifiers based on complementary current field-effect transistor devices | |
WO2018098389A1 (en) | Low noise sensor amplifiers and trans-impedance amplifiers using complementary pair of current injection field-effect transistor devices | |
Ferri et al. | Low-voltage low-power CMOS current conveyors | |
Minaei et al. | A new CMOS electronically tunable current conveyor and its application to current-mode filters | |
Huang et al. | A wide range differential difference amplifier: A basic block for analog signal processing in MOS technology | |
WO1986007215A1 (en) | Improvements in or relating to transconductors | |
M’harzi et al. | Low voltage, high CMRR, and wide bandwidth novel current mode current controlled instrumentation amplifier | |
Hu et al. | CMOS front-end amplifier dedicated to monitor very low amplitude signal from implantable sensors | |
Anisheh et al. | 84 dB DC‐gain two‐stage class‐AB OTA | |
Cakir et al. | Low voltage low power CMOS current differencing buffered amplifier | |
Rajput et al. | Low voltage, low power and high performance current conveyors for low voltage analog and mixed mode signal processing applications | |
Nath et al. | Design of low power preamplifier IC for cochlear implant using split folded cascode technique | |
Gupta et al. | High CMRR wide bandwidth instrumentation amplifier based on VDBA | |
Shen et al. | A low-mismatched instrumentation amplifier for ECG front-end readout circuit | |
Silverio et al. | A low power high CMRR CMOS instrumentation amplifier based on differential voltage–current conveyor for beta-dispersion range bio-impedance applications | |
Raj et al. | A low power OTA for biomedical applications | |
Lim et al. | A CMOS switched capacitor based low power amperometric readout circuit for microneedle glucose sensor | |
Wang et al. | A Wideband Logarithmic-like Amplifier Based on 65-nm CMOS Process | |
Moolpho et al. | A low-voltage wide-swing FGMOS current amplifier | |
Gift et al. | Balanced-output-signal generator | |
Jagannathan | Design of an enhanced translinear variable resistance and its application in a VGA | |
Totev et al. | Out-of-Band Immunity to Interference of Single-Ended Baseband Amplifiers Through $ IM_ {2} $ Cancellation | |
Dimopoulos et al. | Operational Amplifiers |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 17874239 Country of ref document: EP Kind code of ref document: A1 |
|
ENP | Entry into the national phase |
Ref document number: 2019527922 Country of ref document: JP Kind code of ref document: A |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
ENP | Entry into the national phase |
Ref document number: 20197017938 Country of ref document: KR Kind code of ref document: A |
|
ENP | Entry into the national phase |
Ref document number: 2017874239 Country of ref document: EP Effective date: 20190624 |
|
ENP | Entry into the national phase |
Ref document number: 3082882 Country of ref document: CA |