WO2018044453A1 - Memory cells and memory arrays - Google Patents

Memory cells and memory arrays Download PDF

Info

Publication number
WO2018044453A1
WO2018044453A1 PCT/US2017/044611 US2017044611W WO2018044453A1 WO 2018044453 A1 WO2018044453 A1 WO 2018044453A1 US 2017044611 W US2017044611 W US 2017044611W WO 2018044453 A1 WO2018044453 A1 WO 2018044453A1
Authority
WO
WIPO (PCT)
Prior art keywords
transistor
source
gate
memory cell
electrically coupled
Prior art date
Application number
PCT/US2017/044611
Other languages
French (fr)
Inventor
Suraj J. MATHEW
Kris K. Brown
Raghunath Singanamalla
Vinay Nair
Fawad Ahmed
Fatma Arzum Simsek-Ege
Diem Thy N. TRAN
Original Assignee
Micron Technology, Inc.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Micron Technology, Inc. filed Critical Micron Technology, Inc.
Priority to EP17847156.1A priority Critical patent/EP3507829B1/en
Priority to KR1020197008402A priority patent/KR102171724B1/en
Priority to CN201780029593.6A priority patent/CN109155310B/en
Publication of WO2018044453A1 publication Critical patent/WO2018044453A1/en

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B12/00—Dynamic random access memory [DRAM] devices
    • H10B12/30—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B12/00—Dynamic random access memory [DRAM] devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/0203—Particular design considerations for integrated circuits
    • H01L27/0207—Geometrical layout of the components, e.g. computer aided design; custom LSI, semi-custom LSI, standard cell technique
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
    • H01L27/06—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration
    • H01L27/0688—Integrated circuits having a three-dimensional layout
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
    • H01L28/40—Capacitors
    • H01L28/60—Electrodes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
    • H01L29/1025—Channel region of field-effect devices
    • H01L29/1029—Channel region of field-effect devices of field-effect transistors
    • H01L29/1033—Channel region of field-effect devices of field-effect transistors with insulated gate, e.g. characterised by the length, the width, the geometric contour or the doping structure
    • H01L29/1037—Channel region of field-effect devices of field-effect transistors with insulated gate, e.g. characterised by the length, the width, the geometric contour or the doping structure and non-planar channel
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/7827—Vertical transistors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/86—Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
    • H01L29/92—Capacitors having potential barriers
    • H01L29/94—Metal-insulator-semiconductors, e.g. MOS
    • H01L29/945—Trench capacitors
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B12/00—Dynamic random access memory [DRAM] devices
    • H10B12/01—Manufacture or treatment
    • H10B12/02—Manufacture or treatment for one transistor one-capacitor [1T-1C] memory cells
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B12/00—Dynamic random access memory [DRAM] devices
    • H10B12/01—Manufacture or treatment
    • H10B12/02—Manufacture or treatment for one transistor one-capacitor [1T-1C] memory cells
    • H10B12/03—Making the capacitor or connections thereto
    • H10B12/038—Making the capacitor or connections thereto the capacitor being in a trench in the substrate
    • H10B12/0383—Making the capacitor or connections thereto the capacitor being in a trench in the substrate wherein the transistor is vertical
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B12/00—Dynamic random access memory [DRAM] devices
    • H10B12/30—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
    • H10B12/39—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells the capacitor and the transistor being in a same trench
    • H10B12/395—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells the capacitor and the transistor being in a same trench the transistor being vertical
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/528—Geometry or layout of the interconnection structure
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/08—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
    • H01L29/0843—Source or drain regions of field-effect devices
    • H01L29/0847—Source or drain regions of field-effect devices of field-effect transistors with insulated gate

Definitions

  • Memory cells such as memory cells having three transistors and a capacitor (i.e.,
  • 3T-1C memory cells Memory arrays comprising 3T-1C memory cells.
  • a prior art memory cell configuration utilizes a single capacitor in combination with three transistors, and may be referred to as a 3T-1C memory cell.
  • Such memory cell is schematically illustrated in FIG. 1 as a memory cell 2.
  • the three transistors are labeled as Tl, T2 and T3.
  • a source/drain region of Tl connects with a write bitline (WBL), and the other source/drain region of Tl connects with the capacitor (CAP).
  • a gate of Tl connects with a write wordline (WWL).
  • a source/drain region of T2 connects with a common plate (CP), and the other source/drain region of T2 connects with a source/drain region of T3.
  • the common plate may be coupled with any suitable voltage, such as a voltage within a range of from greater than or equal to ground to less than or equal to VCC (i.e., ground ⁇ CP ⁇ VCC). In some applications the common plate is at a voltage of about one-half VCC (i.e., about VCC/2).
  • a gate of T2 connects with the capacitor (CAP).
  • One of the source/drain regions of T3 is the source/drain region connected with the source/drain region of T2, and the other connects with a read bitline (RBL).
  • a gate of T3 connects with a read wordline (RWL).
  • the 3T-1C configuration of FIG. 1 may be utilized in DRAM (dynamic random access memory).
  • DRAM dynamic random access memory
  • DRAM commonly utilizes memory cells having one capacitor in combination with a transistor (so-called 1T-1C memory cells), with the capacitor being coupled with a source/drain region of the transistor.
  • 1T-1C memory cells memory cells having one capacitor in combination with a transistor
  • a possible advantage of 3T-1C configurations as compared to 1T-1C configurations is that charge stored on the capacitor within the 3T-1C configurations is utilized to control a gate of T2 rather than being directly shared with a bitline. This may enable much lower capacitance to be utilized in the 3T-1C configurations as compared to the 1T-1C configurations.
  • One of the limitations to scalability of present 1T-1C configurations is that it is proving difficult to incorporate capacitors having sufficiently high capacitance into highly- integrated architectures. Accordingly, utilization of 3T-1C configurations, and the associated lower capacitance needs of such configurations, may ultimately enable increased scalability as compared to the 1T-1C configurations.
  • the 3T-1C configurations have more components than the 1T-1C configurations (three transistors instead of one), which may make it difficult to incorporate 3T-1C configurations into highly-integrated modern memory architecture.
  • FIG. 1 is a schematic diagram of a prior art memory cell having 3 transistors and 1 capacitor.
  • FIG. 2 is a block diagram illustrating example configurations for memory cells having 3 transistors and 1 capacitor.
  • FIG. 3 is a diagrammatic cross-sectional side view of a region of a memory array showing an example configuration for memory cells having 3 transistors and 1 capacitor.
  • FIG. 4 is a diagrammatic top view of the memory array of FIG. 3.
  • FIGS. 5 and 6 are diagrammatic cross-sectional side views of memory arrays illustrating additional example configurations for memory cells having 3 transistors and 1 capacitor.
  • FIGS. 7-11 are regions of T3 transistors showing example embodiment configurations of such transistors. DETAILED DESCRIPTION OF THE ILLUSTRATED EMBODIMENTS
  • FIG. 2 diagrammatically illustrates an example embodiment 3T-1C memory cell architecture 5.
  • the architecture includes the transistor Tl supported by a base.
  • the base may comprise semiconductor material; and may, for example, comprise, consist essentially of, or consist of monocrystalline silicon.
  • the base may be referred to as a semiconductor substrate.
  • semiconductor substrate means any combination thereof
  • substrate refers to any supporting structure, including, but not limited to, the semiconductor substrates described above.
  • the base may correspond to a semiconductor substrate containing one or more materials associated with integrated circuit fabrication. Such materials may include, for example, one or more of refractory metal materials, barrier materials, diffusion materials, insulator materials, etc.
  • the gate of transistor Tl is electrically coupled to a write wordline (WWL), and a source/drain region of Tl is electrically coupled with a write bitline (WBL).
  • WWL write wordline
  • WBL write bitline
  • the write wordline and write bitline are shown to be at about a common elevational level as Tl. In other embodiments, one or both of the write wordline and write bitline may be vertically shifted relative to Tl.
  • T2 and T3 are above Tl, with T3 being vertically stacked over T2.
  • T3 may be directly above T2, as illustrated; and in other embodiments T3 may be horizontally shifted relative to T2 in addition to being vertically shifted relative to T2.
  • a source/drain region of T3 is electrically coupled with a source/drain region of T2.
  • the other source/drain region of T3 is electrically coupled to a read bitline (RBL), and the gate of T3 is electrically coupled with a read wordline (RWL).
  • RBL read bitline
  • WBL write bitline
  • a first node of a charge- storage device is electrically coupled in common to a source/drain region of Tl and a gate of T2, and a second node of the charge-storage device is electrically coupled to a common plate (CP).
  • the charge-storage device may be a capacitor (for instance, a ferroelectric capacitor or a non-ferroelectric capacitor), or any other suitable device.
  • the charge- storage device may be a separate component, such as, for example, a capacitor.
  • the charge- storage device may be part of T2.
  • the charge-storage device may correspond to the capacitive properties associated with gate dielectric material of T2.
  • a source/drain region of T2 is electrically coupled with the common plate (CP).
  • the transistor Tl, write wordline and write bitline are shown spaced from the base to indicate that there may be one or more intervening materials or components between such structures and the base in some embodiments.
  • the example architecture of FIG. 2 illustrates that some embodiments include 3T-1C configurations in which the transistor T3 is vertically stacked over transistor T2, and in which both of the transistors T2 and T3 are over the transistor Tl. Specific example embodiments of stacking arrangements and specific example embodiments of various components of example 3T-1C architectures are described below with reference to FIGS. 3-12.
  • the memory array includes 3T-1C memory cells.
  • An example memory cell 12 is within a region demarcated by a dashed line 13, and an adjacent memory cell 12a is also shown in the illustrated portion of memory array 10.
  • the illustrated portion of memory array 10 includes a base 14. Such base may comprise any of the materials described above relative to the base of FIG. 2. Recessed transistors 16 and 16a extend into base 14. Such transistors include gate dielectric material 18 and a conductive gate material 20 over the gate dielectric material.
  • the conductive gate material is comprised by write wordlines that extend in and out of the page relative to the cross-section of FIG. 3, with the write wordline of memory cell 12 being labeled as WWL-1 and the write wordline of memory cell 12a being labeled as WWL-2.
  • the gate dielectric material 18 may comprise any suitable composition or combination of compositions, including, for example, silicon oxide, high-K dielectric materials, etc.
  • the conductive gate material 20 may comprise any suitable composition or combination of compositions, including, for example, one or more of various metals (e.g., tungsten, titanium, etc.), metal-containing materials (for instance, metal nitride, metal silicide, metal carbide, etc.), conductively-doped semiconductor materials (for instance, conductively-doped silicon, conductively-doped germanium, etc.), etc.
  • various metals e.g., tungsten, titanium, etc.
  • metal-containing materials for instance, metal nitride, metal silicide, metal carbide, etc.
  • conductively-doped semiconductor materials for instance, conductively-doped silicon, conductively-doped germanium, etc.
  • Insulative material 22 is provided over the conductive gate material 20.
  • Such insulative material may comprise any suitable composition or combination of compositions, including, for example, silicon dioxide, silicon nitride, etc.
  • transistors 16 and 16a are shown as recessed devices, in other embodiments the transistors may be planar devices or other suitable devices.
  • the transistors 16 and 16a correspond to the Tl transistors of memory cells 12 and 12a, respectively.
  • the transistor 16 comprises conductively-doped source/drain regions 23 and 24, and a channel region 25 extending between the source/drain regions 23 and 24.
  • the source/drain regions 23 and 24 may be referred to as a first source/drain region and a second source/drain region, respectively; and the channel region 25 may be referred to as a first channel region.
  • the transistor 16a comprises source/drain regions 23a and 24a analogous to the regions 23 and 24 of transistor 16, and also comprises a channel region 25a between the source/drain regions 23a and 24a.
  • the source/drain regions 23 and 24 of transistor 16 are within an active area labeled as AAl, and the source/drain regions 23a and 24a of transistor 16a are within an active area labeled as AA2.
  • a write bitline (WBL) 26 is between the transistors 16 and 16a, and is electrically coupled with the first source/drain regions 23 and 23a through a bit contact 27.
  • the write bitline 26 is shared by the adjacent transistors 16 and 16a.
  • an electrically insulative shell 28 extends around the write bitline 26.
  • the electrically insulative shell may comprise any suitable composition or combination of compositions, such as, for example, silicon dioxide, silicon nitride, etc.
  • the write bitline 26 may comprise any suitable electrically conductive composition or combination of electrically conductive compositions; including, for example, one or more of various metals (e.g., tungsten, titanium, etc.), metal-containing materials (for instance, metal nitride, metal silicide, metal carbide, etc.), conductively- doped semiconductor materials (for instance, conductively-doped silicon, conductively- doped germanium, etc.), etc.
  • various metals e.g., tungsten, titanium, etc.
  • metal-containing materials for instance, metal nitride, metal silicide, metal carbide, etc.
  • conductively- doped semiconductor materials for instance, conductively-doped silicon, conductively- doped germanium, etc.
  • the second source/drain regions 24 and 24a extend to capacitors 30 and 30a, respectively.
  • Such capacitors may be alternatively referred to as CAP1 and CAP2.
  • the capacitors are examples of charge storage devices that may be utilized with the memory cells 12 and 12a.
  • Each of the capacitors has an inner node (or first node) 32, a capacitor dielectric material 34, and an outer node (or second node) 36.
  • the inner node 32 and outer node 36 may comprise any suitable electrically conductive compositions or combinations of electrically conductive compositions; including, for example, one or more of various metals (e.g., tungsten, titanium, etc.), metal-containing materials (for instance, metal nitride, metal silicide, metal carbide, etc.), conductively-doped semiconductor materials (for instance, conductively-doped silicon, conductively-doped germanium, etc.), etc.
  • the inner nodes 32 and outer nodes 36 may comprise the same composition as one another in some embodiments, and in other embodiments may comprise different compositions relative to one another.
  • the capacitor dielectric material 34 may comprise any suitable composition or combination of compositions.
  • the capacitor dielectric material may comprise non-ferroelectric material and may, for example, consist of one or more of silicon dioxide, silicon nitride, aluminum oxide, hafnium oxide, zirconium oxide, etc.
  • the capacitor dielectric material may comprise ferroelectric material.
  • the capacitor dielectric material may comprise, consist essentially of, or consist of one or more materials selected from the group consisting of transition metal oxide, zirconium, zirconium oxide, hafnium, hafnium oxide, lead zirconium titanate, tantalum oxide, and barium strontium titanate; and having dopant therein which comprises one or more of silicon, aluminum, lanthanum, yttrium, erbium, calcium, magnesium, niobium, strontium, and a rare earth element.
  • the semiconductor material of base 14 may be at a common plate voltage, and accordingly provides a common plate contact electrically coupled with the outer nodes 36.
  • the outer nodes may be electrically isolated from the base 14 by one or more insulative materials (not shown), and may be electrically coupled with wires or other suitable conductive structures (not shown) formed to extend within base 14.
  • the inner nodes 32 are electrically coupled with the second source/drain regions 24 and 24a of Tl transistors 16 and 16a.
  • the inner nodes may comprise a single material which extends downwardly through the source/drain regions and into the base 14 (as shown), or may comprise multiple different materials.
  • the inner nodes 32 are electrically coupled with interconnects 38 and 38a, and such interconnects extend to gates 40 and 40a of T2 transistors 42 and 42a.
  • the interconnects (38 and 38a) and gates (40 and 40a) may comprise any suitable electrically conductive compositions or combinations of electrically conductive compositions; including, for example, one or more of various metals (e.g., tungsten, titanium, etc.), metal-containing materials (for instance, metal nitride, metal silicide, metal carbide, etc.), conductively-doped semiconductor materials (for instance, conductively-doped silicon, conductively-doped germanium, etc.), etc.
  • the interconnects (38 and 38a) and gates (40 and 40a) comprise a single homogeneous electrically conductive material.
  • the gates may comprise different electrically conductive materials than the interconnects.
  • Semiconductor material pillars 44 and 44a extend through the gates 40 and 40a, with semiconductor material of pillars 44 and 44a being spaced from conductive material of gates 40 and 40a by gate dielectric material 46.
  • the gate dielectric material may comprise any suitable composition or combination of compositions; and may, for example, comprise one or more of, silicon oxide, high-K dielectric materials, etc.
  • the pillars 44 and 44a may comprise any suitable semiconductor materials or combinations of semiconductor materials; such as, for example, silicon, germanium, etc.
  • the T2 transistors 42 and 42a comprise channel regions 48 and 48a within semiconductor material of pillars 44 and 44a.
  • Transistor 42 comprises source/drain regions 50 and 52 on opposing sides of channel region 48 and electrically coupled with one another through the channel region; with approximate boundaries between the source/drain regions and the channel region being illustrated with dashed- lines 51.
  • transistor 42a comprises source/drain regions 50a and 52a on opposing sides of channel region 48a.
  • the transistors 42 and 42a may be referred to as second transistors to distinguish them from the first transistors (16 and 16a).
  • the channel regions 48 and 48a may be referred to as second channel regions to distinguish them from the first channel regions (25 and 25a) of the first transistors.
  • the source/drain regions 50 and 52 may be referred to as third and fourth source/drain regions, respectively to distinguish them from the first and second source/drain regions 23 and 24 of the first transistor 25; and similarly the source/drain regions 50a and 52a may be referred to as third and fourth source/drain regions.
  • T3 transistors 54 and 54a The semiconductor material pillars extend upwardly through T3 transistors 54 and 54a, and such T3 transistors may be referred to as third transistors.
  • the third transistors 54 and 54a have gates 56 and 56a connected to read wordlines, with the read wordline of memory cell 12 being labeled as RWL-1 and the read wordline of memory cell 12a being labeled as RWL-2.
  • the gates 56 and 56a may comprise any suitable electrically conductive material, such as, for example, one or more of the materials described previously with reference to the gates 42 and 42a of the second transistors T2.
  • Gate dielectric material of pillars 44 and 44a is spaced from conductive material of gates 56 and 56a by gate dielectric material 57.
  • Such gate dielectric material may comprise any suitable composition or combination of compositions; and may, for example, comprise one or more of, silicon oxide, high-K dielectric materials, etc.
  • the third transistors 54 and 54a have channel regions 58 and 58a within the semiconductive material of pillars 44 and 44a.
  • Transistor 54 comprises source/drain regions 60 and 62 on opposing sides of channel region 58 and electrically coupled with one another through the channel region; with approximate boundaries between the source/drain regions and the channel region being illustrated with dashed- lines 53.
  • transistor 54a comprises source/drain regions 60a and 62a on opposing sides of channel region 58a.
  • the channel regions 58 and 58a may be referred to as third channel regions.
  • the source/drain regions 60 and 62 may be referred to as fifth and sixth source/drain regions, respectively; and similarly the source/drain regions 60a and 62a may be referred to as fifth and sixth source/drain regions.
  • the fifth source/drain regions 60 and 60a of transistors T3 overlap the fourth source/drain regions 52 and 52a of transistors T2 within semiconductor pillars 44 and 44a; and in practice the fourth source/drain regions may be effectively identical and coextensive with the fifth source/drain regions. In other embodiments the fifth source/drain regions may be separated from the fourth source/drain regions, and electrically coupled to the fourth source/drain regions through interconnects (not shown).
  • the source/drain regions of transistors Tl, T2 and T3 may be doped with any suitable to dopants to any suitable conductivity types.
  • the source/drain regions of the transistors may be majority n-type doped in some applications, and may be majority p-type doped in other applications.
  • the semiconductor pillars 44 and 44a extend from a lower electrical node 64 to an upper electrical node 66.
  • the nodes 64 and 66 may comprise any suitable electrically conductive materials, including, for example, one or more of various metals (e.g., tungsten, titanium, etc.), metal-containing materials (for instance, metal nitride, metal silicide, metal carbide, etc.), conductively-doped semiconductor materials (for instance, conductively-doped silicon, conductively-doped germanium, etc.), etc.
  • the nodes 64 and 66 may comprise the same composition as one another in some embodiments, and may be different compositions relative to one another in other embodiments.
  • the node 64 is electrically coupled to common plate (CP) voltage, and the node 66 is part of a read bitline (RBL).
  • the third transistors T3 are vertically stacked over the second transistors T2; a common plate (CP) connection 64 is vertically under the second transistors T2 and electrically coupled with source/drain regions (e.g. 50/50a) of the second transistors, and a read bitline 66 is over the third transistors T3 and electrically coupled with source/drain regions (e.g., 62/62a) of the third transistors.
  • Insulative material 68 is shown to surround the various components of memory cells 12 and 12a. Such insulative material may comprise any suitable composition or combination of compositions; including, for example, one or more of silicon dioxide, silicon nitride, borophosphosilicate glass, spin-on dielectric, etc. Although insulative material 68 is shown as a single homogeneous material, in other embodiments the insulative material may include two or more discrete insulative compositions.
  • the capacitors 30 and 30a extend downwardly into base 14 and below gates of the first transistors Tl.
  • the capacitors may have other configurations and locations (with examples of such other embodiments being described below with reference to FIGS. 5-7).
  • FIG. 4 is a top view of a region of memory array 10 showing an example embodiment relationship between the write wordlines (WWL-1 and WWL-2) 16 and 16a, the write bitline (WBL) 26, the bit contact 27, the capacitors 30 and 30a (CAPl and CAP2), and the active areas AAl and AA2.
  • the cross-section of FIG. 3 is along the line 3-3 of FIG. 4.
  • the read wordlines and read bitlines are not shown in FIG. 4 in order to simplify the drawing. Additional capacitors 30b and 30c are also shown in the view of FIG. 4.
  • FIG. 5 shows a portion of an example embodiment memory array 100 illustrating an alternative configuration of capacitors 30 and 30a in the 3T-1C memory cells 12 and 12a.
  • the capacitors 30 and 30a of FIG. 5 extend upwardly from base 14, and are between the second source/drain regions of the Tl transistors (i.e., source/drain regions 24 and 24a) and the gates of the T2 transistors (i.e., gates 40 and 40a).
  • the inner nodes 32 electrically couple with gates 40
  • the outer nodes 36 electrically couple with common plate (CP) connection 64.
  • CP common plate
  • FIG. 6 shows a portion of an example embodiment memory array 200 illustrating another alternative configuration of capacitors 30 and 30a in the 3T-1C memory cells 12 and 12a.
  • the capacitors 30 and 30a of FIG. 6 are between channel regions of the second transistors T2 (channel regions 48 and 48a) and gates of the second transistors T2 (i.e., gates 40 and 40a).
  • the capacitors 30 and 30a may comprise the gate dielectric material 46 of the T2 transistors, and may correspond to capacitive properties associated with such gate dielectric material during operation of the transistors.
  • the second transistor T2 functions as the capacitor 30 if the second transistor T2 has enough gate capacitance.
  • the channel region of the second transistor T2 (channel regions 48 and 48a) is larger than the channel region of the third transistor T3 (channel regions 58 and 58a) in length to achieve adequate gate capacitance.
  • the channel regions of T2 are shown having a length Li
  • the channel regions of T3 are shown having a length L2, with L2 being less than Li.
  • the embodiment of FIG. 6 comprises interconnects 80 extending from source/drain regions 24/24a of the Tl transistors to the gates 40/40a of the T2 transistors.
  • Such interconnects may comprise a same conductive composition as gates 40/40a in some embodiments, and may comprise different compositions relative to gates 40/40a in other embodiments.
  • any of the capacitors in the above-described embodiments of FIGS. 3-6 may be replaced with other capacitive units in other embodiments.
  • any of the capacitors may be replaced with a capacitive unit having two or more capacitors in combination.
  • the transistors Tl, T2 and T3 of the above-described embodiments may comprise any suitable configurations.
  • the transistors are field effect transistors, but in other embodiments other suitable transistors may be substituted for one or more of the transistors Tl, T2 and T3; with bipolar junction transistors being an example of a transistor configuration which may be used alternatively to field effect transistors.
  • the field effect transistors described herein may utilize gate dielectric material comprising non-ferroelectric material and/or ferroelectric material depending on the application.
  • the gates of the transistors may have any of numerous configurations, with some example configurations be described with reference to FIGS. 7-11.
  • the figures specifically pertain to the T3 transistor gates, but in other embodiments analogous configurations may be utilized for the Tl and/or T2 transistor gates.
  • the T3 transistor gate is shown in a configuration of the type utilized in the embodiments of FIGS. 3, 5 and 6.
  • the transistor gate 56 is a block of uniform width, with such width being approximately equal to a length "L" of the channel region 58.
  • each of the embodiments of FIGS. 8-11 has the gate narrower than the length of the channel region, and has at least one extension region 90 that extends along the channel region.
  • each of the embodiments of FIGS. 8-11 has at least one bent region 92 where the gate 56 joins to an extension region.
  • the embodiment of FIG. 8 shows the gate 56 and extension regions 90 forming a
  • FIG. 9 shows the extension region 90 and gate 56 together forming a substantially U-shaped configuration
  • FIGS. 10 and 11 show the gate 56 and extension regions 90 forming substantially shelf-shaped configurations (with FIG. 11 showing the gate 56 as a top shelf over an extension region 90 and FIG. 10 showing the gate 56 as a bottom shelf beneath an extension region 90).
  • Advantages of the embodiments of FIGS. 8-11 relative to that of FIG. 7 may include reduced gate resistance and associated reduced current requirements for desired access drive parameters.
  • the structures and architectures described above may be incorporated into memory (e.g., DRAM, SRAM, etc.) and/or otherwise may be utilized in electronic systems.
  • Such electronic systems may be any of a broad range of systems, such as, for example, clocks, televisions, cell phones, personal computers, automobiles, industrial control systems, aircraft, etc.
  • the various materials, substances, compositions, etc. described herein may be formed with any suitable methodologies, either now known or yet to be developed, including, for example, atomic layer deposition (ALD), chemical vapor deposition (CVD), physical vapor deposition (PVD), etc.
  • ALD atomic layer deposition
  • CVD chemical vapor deposition
  • PVD physical vapor deposition
  • dielectric dielectric
  • electrically insulative electrically insulative
  • the particular orientation of the various embodiments in the drawings is for illustrative purposes only, and the embodiments may be rotated relative to the shown orientations in some applications.
  • the description provided herein, and the claims that follow, pertain to any structures that have the described relationships between various features, regardless of whether the structures are in the particular orientation of the drawings or are rotated relative to such orientation.
  • Some embodiments include a memory cell which has a first transistor supported by a semiconductor base, and which has second and third transistors above the first transistor and vertically stacked one atop the other.
  • Some embodiments include a memory cell comprising first, second and third transistors.
  • the third transistor is above the second transistor, and the second and third transistors are above the first transistor.
  • the first transistor has first and second source/drain regions, the second transistor has third and fourth source/drain regions, and the third transistor has fifth and sixth source/drain regions.
  • the memory cell includes a pillar of semiconductor material extending through the second and third transistors.
  • the pillar of semiconductor material includes the third, fourth, fifth and sixth source/drain regions as well as channel regions of the second and third transistors.
  • Some embodiments include a memory cell having first, second and third transistors.
  • the third transistor is above the second transistor, and the second and third transistors are above the first transistor.
  • the first transistor has first and second source/drain regions electrically coupled to one another through a first channel region
  • the second transistor has third and fourth source/drain regions electrically coupled to one another through a second channel region
  • the third transistor has fifth and sixth source/drain regions electrically coupled to one another through a third channel region.
  • the fourth and fifth source/drain regions are electrically coupled to one another.
  • a read bitline is above the third transistor and electrically coupled with the sixth source/drain region.
  • a write bitline is adjacent the first transistor and electrically coupled with the first source/drain region.
  • a write wordline includes a gate of the first transistor.
  • a read wordline includes a gate of the third transistor.
  • a capacitor is electrically coupled with the second source/drain region and is electrically coupled with a gate of the second transistor.
  • Some embodiments include an apparatus which comprises a semiconductor base and a plurality of memory cells; and each of the plurality of memory cells comprises first and second transistors.
  • the first transistor includes first and second source/drain regions formed in the semiconductor base, a first channel region therebetween and a first gate controlling the first channel region, and the first gate is electrically connected to a first wordline.
  • the second transistor includes third and fourth source/drain regions, a second channel region therebetween and a second gate controlling the second channel region.
  • the third and fourth source/drain regions and the second channel region are vertically disposed with one another between a first bitline and a common plate over the semiconductor base, and the second gate is electrically coupled to the second source/drain region of the first transistor.

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Ceramic Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • General Engineering & Computer Science (AREA)
  • Semiconductor Memories (AREA)

Abstract

Some embodiments include a memory cell having a first transistor supported by a semiconductor base, and having second and third transistors above the first transistor and vertically stacked one atop the other. Some embodiments include a memory cell having first, second and third transistors. The third transistor is above the second transistor, and the second and third transistors are above the first transistor. The first transistor has first and second source/drain regions, the second transistor has third and fourth source/drain regions, and the third transistor has fifth and sixth source/drain regions. A read bitline is coupled with the sixth source/drain region. A write bitline is coupled with the first source/drain region. A write wordline includes a gate of the first transistor. A read wordline includes a gate of the third transistor. A capacitor is coupled with the second source/drain region and with a gate of the second transistor.

Description

MEMORY CELLS AND MEMORY ARRAYS
TECHNICAL FIELD
Memory cells, such as memory cells having three transistors and a capacitor (i.e.,
3T-1C memory cells). Memory arrays comprising 3T-1C memory cells.
BACKGROUND
A prior art memory cell configuration utilizes a single capacitor in combination with three transistors, and may be referred to as a 3T-1C memory cell. Such memory cell is schematically illustrated in FIG. 1 as a memory cell 2. The three transistors are labeled as Tl, T2 and T3.
A source/drain region of Tl connects with a write bitline (WBL), and the other source/drain region of Tl connects with the capacitor (CAP). A gate of Tl connects with a write wordline (WWL).
A source/drain region of T2 connects with a common plate (CP), and the other source/drain region of T2 connects with a source/drain region of T3. The common plate may be coupled with any suitable voltage, such as a voltage within a range of from greater than or equal to ground to less than or equal to VCC (i.e., ground < CP < VCC). In some applications the common plate is at a voltage of about one-half VCC (i.e., about VCC/2).
A gate of T2 connects with the capacitor (CAP).
One of the source/drain regions of T3 is the source/drain region connected with the source/drain region of T2, and the other connects with a read bitline (RBL). A gate of T3 connects with a read wordline (RWL).
The 3T-1C configuration of FIG. 1 may be utilized in DRAM (dynamic random access memory). Presently, DRAM commonly utilizes memory cells having one capacitor in combination with a transistor (so-called 1T-1C memory cells), with the capacitor being coupled with a source/drain region of the transistor. A possible advantage of 3T-1C configurations as compared to 1T-1C configurations is that charge stored on the capacitor within the 3T-1C configurations is utilized to control a gate of T2 rather than being directly shared with a bitline. This may enable much lower capacitance to be utilized in the 3T-1C configurations as compared to the 1T-1C configurations. One of the limitations to scalability of present 1T-1C configurations is that it is proving difficult to incorporate capacitors having sufficiently high capacitance into highly- integrated architectures. Accordingly, utilization of 3T-1C configurations, and the associated lower capacitance needs of such configurations, may ultimately enable increased scalability as compared to the 1T-1C configurations. However, the 3T-1C configurations have more components than the 1T-1C configurations (three transistors instead of one), which may make it difficult to incorporate 3T-1C configurations into highly-integrated modern memory architecture.
It would be desirable to develop 3T-1C configurations suitable for incorporation into highly-integrated modern memory architectures.
BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1 is a schematic diagram of a prior art memory cell having 3 transistors and 1 capacitor.
FIG. 2 is a block diagram illustrating example configurations for memory cells having 3 transistors and 1 capacitor.
FIG. 3 is a diagrammatic cross-sectional side view of a region of a memory array showing an example configuration for memory cells having 3 transistors and 1 capacitor.
FIG. 4 is a diagrammatic top view of the memory array of FIG. 3.
FIGS. 5 and 6 are diagrammatic cross-sectional side views of memory arrays illustrating additional example configurations for memory cells having 3 transistors and 1 capacitor.
FIGS. 7-11 are regions of T3 transistors showing example embodiment configurations of such transistors. DETAILED DESCRIPTION OF THE ILLUSTRATED EMBODIMENTS
Some embodiments include 3T-1C configurations in which two or more components are vertically stacked relative to one another. Such vertical stacking may increase integration. FIG. 2 diagrammatically illustrates an example embodiment 3T-1C memory cell architecture 5. The architecture includes the transistor Tl supported by a base.
The base may comprise semiconductor material; and may, for example, comprise, consist essentially of, or consist of monocrystalline silicon. The base may be referred to as a semiconductor substrate. The term "semiconductor substrate" means any
construction comprising semiconductive material, including, but not limited to, bulk semiconductive materials such as a semiconductive wafer (either alone or in assemblies comprising other materials), and semiconductive material layers (either alone or in assemblies comprising other materials). The term "substrate" refers to any supporting structure, including, but not limited to, the semiconductor substrates described above. In some applications the base may correspond to a semiconductor substrate containing one or more materials associated with integrated circuit fabrication. Such materials may include, for example, one or more of refractory metal materials, barrier materials, diffusion materials, insulator materials, etc.
The gate of transistor Tl is electrically coupled to a write wordline (WWL), and a source/drain region of Tl is electrically coupled with a write bitline (WBL). In the embodiment, the write wordline and write bitline are shown to be at about a common elevational level as Tl. In other embodiments, one or both of the write wordline and write bitline may be vertically shifted relative to Tl.
The transistors T2 and T3 are above Tl, with T3 being vertically stacked over T2. In some embodiments T3 may be directly above T2, as illustrated; and in other embodiments T3 may be horizontally shifted relative to T2 in addition to being vertically shifted relative to T2.
A source/drain region of T3 is electrically coupled with a source/drain region of T2. The other source/drain region of T3 is electrically coupled to a read bitline (RBL), and the gate of T3 is electrically coupled with a read wordline (RWL). Although both a read bitline (RBL) and write bitline (WBL) are illustrated, in some embodiments the RBL and WBL may be electrically coupled to one another and operate as a single bitline.
A first node of a charge- storage device is electrically coupled in common to a source/drain region of Tl and a gate of T2, and a second node of the charge-storage device is electrically coupled to a common plate (CP). The charge-storage device may be a capacitor (for instance, a ferroelectric capacitor or a non-ferroelectric capacitor), or any other suitable device. In some embodiments the charge- storage device may be a separate component, such as, for example, a capacitor. In other embodiments, the charge- storage device may be part of T2. For example, the charge-storage device may correspond to the capacitive properties associated with gate dielectric material of T2. Various example configurations of the charge-storage device are described in more detail with reference to specific embodiments of FIGS. 3, 5 and 6.
A source/drain region of T2 is electrically coupled with the common plate (CP). The transistor Tl, write wordline and write bitline are shown spaced from the base to indicate that there may be one or more intervening materials or components between such structures and the base in some embodiments.
The example architecture of FIG. 2 illustrates that some embodiments include 3T-1C configurations in which the transistor T3 is vertically stacked over transistor T2, and in which both of the transistors T2 and T3 are over the transistor Tl. Specific example embodiments of stacking arrangements and specific example embodiments of various components of example 3T-1C architectures are described below with reference to FIGS. 3-12.
Referring to FIG. 3, a portion of a memory array 10 is illustrated. The memory array includes 3T-1C memory cells. An example memory cell 12 is within a region demarcated by a dashed line 13, and an adjacent memory cell 12a is also shown in the illustrated portion of memory array 10.
The illustrated portion of memory array 10 includes a base 14. Such base may comprise any of the materials described above relative to the base of FIG. 2. Recessed transistors 16 and 16a extend into base 14. Such transistors include gate dielectric material 18 and a conductive gate material 20 over the gate dielectric material. The conductive gate material is comprised by write wordlines that extend in and out of the page relative to the cross-section of FIG. 3, with the write wordline of memory cell 12 being labeled as WWL-1 and the write wordline of memory cell 12a being labeled as WWL-2.
The gate dielectric material 18 may comprise any suitable composition or combination of compositions, including, for example, silicon oxide, high-K dielectric materials, etc.
The conductive gate material 20 may comprise any suitable composition or combination of compositions, including, for example, one or more of various metals (e.g., tungsten, titanium, etc.), metal-containing materials (for instance, metal nitride, metal silicide, metal carbide, etc.), conductively-doped semiconductor materials (for instance, conductively-doped silicon, conductively-doped germanium, etc.), etc.
Insulative material 22 is provided over the conductive gate material 20. Such insulative material may comprise any suitable composition or combination of compositions, including, for example, silicon dioxide, silicon nitride, etc.
Although the illustrated transistors 16 and 16a are shown as recessed devices, in other embodiments the transistors may be planar devices or other suitable devices. The transistors 16 and 16a correspond to the Tl transistors of memory cells 12 and 12a, respectively.
The transistor 16 comprises conductively-doped source/drain regions 23 and 24, and a channel region 25 extending between the source/drain regions 23 and 24. The source/drain regions 23 and 24 may be referred to as a first source/drain region and a second source/drain region, respectively; and the channel region 25 may be referred to as a first channel region. The transistor 16a comprises source/drain regions 23a and 24a analogous to the regions 23 and 24 of transistor 16, and also comprises a channel region 25a between the source/drain regions 23a and 24a.
The source/drain regions 23 and 24 of transistor 16 are within an active area labeled as AAl, and the source/drain regions 23a and 24a of transistor 16a are within an active area labeled as AA2.
A write bitline (WBL) 26 is between the transistors 16 and 16a, and is electrically coupled with the first source/drain regions 23 and 23a through a bit contact 27.
Accordingly, the write bitline 26 is shared by the adjacent transistors 16 and 16a. In the illustrated embodiment, an electrically insulative shell 28 extends around the write bitline 26. The electrically insulative shell may comprise any suitable composition or combination of compositions, such as, for example, silicon dioxide, silicon nitride, etc.
The write bitline 26 may comprise any suitable electrically conductive composition or combination of electrically conductive compositions; including, for example, one or more of various metals (e.g., tungsten, titanium, etc.), metal-containing materials (for instance, metal nitride, metal silicide, metal carbide, etc.), conductively- doped semiconductor materials (for instance, conductively-doped silicon, conductively- doped germanium, etc.), etc.
The second source/drain regions 24 and 24a extend to capacitors 30 and 30a, respectively. Such capacitors may be alternatively referred to as CAP1 and CAP2. The capacitors are examples of charge storage devices that may be utilized with the memory cells 12 and 12a.
Each of the capacitors has an inner node (or first node) 32, a capacitor dielectric material 34, and an outer node (or second node) 36. The inner node 32 and outer node 36 may comprise any suitable electrically conductive compositions or combinations of electrically conductive compositions; including, for example, one or more of various metals (e.g., tungsten, titanium, etc.), metal-containing materials (for instance, metal nitride, metal silicide, metal carbide, etc.), conductively-doped semiconductor materials (for instance, conductively-doped silicon, conductively-doped germanium, etc.), etc. The inner nodes 32 and outer nodes 36 may comprise the same composition as one another in some embodiments, and in other embodiments may comprise different compositions relative to one another.
The capacitor dielectric material 34 may comprise any suitable composition or combination of compositions. In some embodiments, the capacitor dielectric material may comprise non-ferroelectric material and may, for example, consist of one or more of silicon dioxide, silicon nitride, aluminum oxide, hafnium oxide, zirconium oxide, etc. In some embodiments the capacitor dielectric material may comprise ferroelectric material. For instance, the capacitor dielectric material may comprise, consist essentially of, or consist of one or more materials selected from the group consisting of transition metal oxide, zirconium, zirconium oxide, hafnium, hafnium oxide, lead zirconium titanate, tantalum oxide, and barium strontium titanate; and having dopant therein which comprises one or more of silicon, aluminum, lanthanum, yttrium, erbium, calcium, magnesium, niobium, strontium, and a rare earth element.
In the illustrated embodiment the outer nodes 36 are directly against
semiconductor material of base 14. In such embodiments the semiconductor material of the base may be at a common plate voltage, and accordingly provides a common plate contact electrically coupled with the outer nodes 36. In other embodiments the outer nodes may be electrically isolated from the base 14 by one or more insulative materials (not shown), and may be electrically coupled with wires or other suitable conductive structures (not shown) formed to extend within base 14.
The inner nodes 32 are electrically coupled with the second source/drain regions 24 and 24a of Tl transistors 16 and 16a. The inner nodes may comprise a single material which extends downwardly through the source/drain regions and into the base 14 (as shown), or may comprise multiple different materials.
The inner nodes 32 are electrically coupled with interconnects 38 and 38a, and such interconnects extend to gates 40 and 40a of T2 transistors 42 and 42a.
The interconnects (38 and 38a) and gates (40 and 40a) may comprise any suitable electrically conductive compositions or combinations of electrically conductive compositions; including, for example, one or more of various metals (e.g., tungsten, titanium, etc.), metal-containing materials (for instance, metal nitride, metal silicide, metal carbide, etc.), conductively-doped semiconductor materials (for instance, conductively-doped silicon, conductively-doped germanium, etc.), etc. In the shown embodiment the interconnects (38 and 38a) and gates (40 and 40a) comprise a single homogeneous electrically conductive material. In other embodiments the gates may comprise different electrically conductive materials than the interconnects.
Semiconductor material pillars 44 and 44a extend through the gates 40 and 40a, with semiconductor material of pillars 44 and 44a being spaced from conductive material of gates 40 and 40a by gate dielectric material 46. The gate dielectric material may comprise any suitable composition or combination of compositions; and may, for example, comprise one or more of, silicon oxide, high-K dielectric materials, etc. The pillars 44 and 44a may comprise any suitable semiconductor materials or combinations of semiconductor materials; such as, for example, silicon, germanium, etc.
The T2 transistors 42 and 42a comprise channel regions 48 and 48a within semiconductor material of pillars 44 and 44a. Transistor 42 comprises source/drain regions 50 and 52 on opposing sides of channel region 48 and electrically coupled with one another through the channel region; with approximate boundaries between the source/drain regions and the channel region being illustrated with dashed- lines 51.
Similarly, transistor 42a comprises source/drain regions 50a and 52a on opposing sides of channel region 48a. The transistors 42 and 42a may be referred to as second transistors to distinguish them from the first transistors (16 and 16a). The channel regions 48 and 48a may be referred to as second channel regions to distinguish them from the first channel regions (25 and 25a) of the first transistors. The source/drain regions 50 and 52 may be referred to as third and fourth source/drain regions, respectively to distinguish them from the first and second source/drain regions 23 and 24 of the first transistor 25; and similarly the source/drain regions 50a and 52a may be referred to as third and fourth source/drain regions.
The semiconductor material pillars extend upwardly through T3 transistors 54 and 54a, and such T3 transistors may be referred to as third transistors.
The third transistors 54 and 54a have gates 56 and 56a connected to read wordlines, with the read wordline of memory cell 12 being labeled as RWL-1 and the read wordline of memory cell 12a being labeled as RWL-2. The gates 56 and 56a may comprise any suitable electrically conductive material, such as, for example, one or more of the materials described previously with reference to the gates 42 and 42a of the second transistors T2.
Semiconductor material of pillars 44 and 44a is spaced from conductive material of gates 56 and 56a by gate dielectric material 57. Such gate dielectric material may comprise any suitable composition or combination of compositions; and may, for example, comprise one or more of, silicon oxide, high-K dielectric materials, etc.
The third transistors 54 and 54a have channel regions 58 and 58a within the semiconductive material of pillars 44 and 44a. Transistor 54 comprises source/drain regions 60 and 62 on opposing sides of channel region 58 and electrically coupled with one another through the channel region; with approximate boundaries between the source/drain regions and the channel region being illustrated with dashed- lines 53. Similarly, transistor 54a comprises source/drain regions 60a and 62a on opposing sides of channel region 58a. The channel regions 58 and 58a may be referred to as third channel regions. The source/drain regions 60 and 62 may be referred to as fifth and sixth source/drain regions, respectively; and similarly the source/drain regions 60a and 62a may be referred to as fifth and sixth source/drain regions.
In the shown embodiment the fifth source/drain regions 60 and 60a of transistors T3 overlap the fourth source/drain regions 52 and 52a of transistors T2 within semiconductor pillars 44 and 44a; and in practice the fourth source/drain regions may be effectively identical and coextensive with the fifth source/drain regions. In other embodiments the fifth source/drain regions may be separated from the fourth source/drain regions, and electrically coupled to the fourth source/drain regions through interconnects (not shown).
The source/drain regions of transistors Tl, T2 and T3 may be doped with any suitable to dopants to any suitable conductivity types. For instance, the source/drain regions of the transistors may be majority n-type doped in some applications, and may be majority p-type doped in other applications.
In the illustrated embodiment the semiconductor pillars 44 and 44a extend from a lower electrical node 64 to an upper electrical node 66. The nodes 64 and 66 may comprise any suitable electrically conductive materials, including, for example, one or more of various metals (e.g., tungsten, titanium, etc.), metal-containing materials (for instance, metal nitride, metal silicide, metal carbide, etc.), conductively-doped semiconductor materials (for instance, conductively-doped silicon, conductively-doped germanium, etc.), etc. The nodes 64 and 66 may comprise the same composition as one another in some embodiments, and may be different compositions relative to one another in other embodiments.
The node 64 is electrically coupled to common plate (CP) voltage, and the node 66 is part of a read bitline (RBL). In the illustrated embodiment the third transistors T3 are vertically stacked over the second transistors T2; a common plate (CP) connection 64 is vertically under the second transistors T2 and electrically coupled with source/drain regions (e.g. 50/50a) of the second transistors, and a read bitline 66 is over the third transistors T3 and electrically coupled with source/drain regions (e.g., 62/62a) of the third transistors.
Insulative material 68 is shown to surround the various components of memory cells 12 and 12a. Such insulative material may comprise any suitable composition or combination of compositions; including, for example, one or more of silicon dioxide, silicon nitride, borophosphosilicate glass, spin-on dielectric, etc. Although insulative material 68 is shown as a single homogeneous material, in other embodiments the insulative material may include two or more discrete insulative compositions.
In the illustrated embodiment of FIG. 3 the capacitors 30 and 30a extend downwardly into base 14 and below gates of the first transistors Tl. In other embodiments the capacitors may have other configurations and locations (with examples of such other embodiments being described below with reference to FIGS. 5-7).
FIG. 4 is a top view of a region of memory array 10 showing an example embodiment relationship between the write wordlines (WWL-1 and WWL-2) 16 and 16a, the write bitline (WBL) 26, the bit contact 27, the capacitors 30 and 30a (CAPl and CAP2), and the active areas AAl and AA2. The cross-section of FIG. 3 is along the line 3-3 of FIG. 4. The read wordlines and read bitlines are not shown in FIG. 4 in order to simplify the drawing. Additional capacitors 30b and 30c are also shown in the view of FIG. 4.
FIG. 5 shows a portion of an example embodiment memory array 100 illustrating an alternative configuration of capacitors 30 and 30a in the 3T-1C memory cells 12 and 12a.
The capacitors 30 and 30a of FIG. 5 extend upwardly from base 14, and are between the second source/drain regions of the Tl transistors (i.e., source/drain regions 24 and 24a) and the gates of the T2 transistors (i.e., gates 40 and 40a). In the illustrated embodiment the inner nodes 32 electrically couple with gates 40, and the outer nodes 36 electrically couple with common plate (CP) connection 64. Although a single homogeneous conductive material is illustrated as extending across the inner nodes 32 and the gates 40 and 40a, in other embodiments such homogeneous material may be replaced by conductive material comprising two or more discrete compositions. FIG. 6 shows a portion of an example embodiment memory array 200 illustrating another alternative configuration of capacitors 30 and 30a in the 3T-1C memory cells 12 and 12a.
The capacitors 30 and 30a of FIG. 6 are between channel regions of the second transistors T2 (channel regions 48 and 48a) and gates of the second transistors T2 (i.e., gates 40 and 40a). In some embodiments the capacitors 30 and 30a may comprise the gate dielectric material 46 of the T2 transistors, and may correspond to capacitive properties associated with such gate dielectric material during operation of the transistors. In other words, the second transistor T2 functions as the capacitor 30 if the second transistor T2 has enough gate capacitance. Thus, in some embodiments, the channel region of the second transistor T2 (channel regions 48 and 48a) is larger than the channel region of the third transistor T3 (channel regions 58 and 58a) in length to achieve adequate gate capacitance. In the embodiment of FIG. 6, the channel regions of T2 are shown having a length Li, and the channel regions of T3 are shown having a length L2, with L2 being less than Li.
The embodiment of FIG. 6 comprises interconnects 80 extending from source/drain regions 24/24a of the Tl transistors to the gates 40/40a of the T2 transistors. Such interconnects may comprise a same conductive composition as gates 40/40a in some embodiments, and may comprise different compositions relative to gates 40/40a in other embodiments.
The illustrated capacitors in the above-described embodiments of FIGS. 3-6 may be replaced with other capacitive units in other embodiments. For instance, any of the capacitors may be replaced with a capacitive unit having two or more capacitors in combination.
The transistors Tl, T2 and T3 of the above-described embodiments may comprise any suitable configurations. For instance, in the illustrated embodiment the transistors are field effect transistors, but in other embodiments other suitable transistors may be substituted for one or more of the transistors Tl, T2 and T3; with bipolar junction transistors being an example of a transistor configuration which may be used alternatively to field effect transistors. The field effect transistors described herein may utilize gate dielectric material comprising non-ferroelectric material and/or ferroelectric material depending on the application. The gates of the transistors may have any of numerous configurations, with some example configurations be described with reference to FIGS. 7-11. The figures specifically pertain to the T3 transistor gates, but in other embodiments analogous configurations may be utilized for the Tl and/or T2 transistor gates.
Referring to FIG. 7, the T3 transistor gate is shown in a configuration of the type utilized in the embodiments of FIGS. 3, 5 and 6. Specifically, the transistor gate 56 is a block of uniform width, with such width being approximately equal to a length "L" of the channel region 58. In contrast, each of the embodiments of FIGS. 8-11 has the gate narrower than the length of the channel region, and has at least one extension region 90 that extends along the channel region. Further, each of the embodiments of FIGS. 8-11 has at least one bent region 92 where the gate 56 joins to an extension region. The embodiment of FIG. 8 shows the gate 56 and extension regions 90 forming a
substantially T-shaped configuration, the embodiment of FIG. 9 shows the extension region 90 and gate 56 together forming a substantially U-shaped configuration, and the embodiments of FIGS. 10 and 11 show the gate 56 and extension regions 90 forming substantially shelf-shaped configurations (with FIG. 11 showing the gate 56 as a top shelf over an extension region 90 and FIG. 10 showing the gate 56 as a bottom shelf beneath an extension region 90).
Advantages of the embodiments of FIGS. 8-11 relative to that of FIG. 7 may include reduced gate resistance and associated reduced current requirements for desired access drive parameters.
The structures and architectures described above may be incorporated into memory (e.g., DRAM, SRAM, etc.) and/or otherwise may be utilized in electronic systems. Such electronic systems may be any of a broad range of systems, such as, for example, clocks, televisions, cell phones, personal computers, automobiles, industrial control systems, aircraft, etc.
Unless specified otherwise, the various materials, substances, compositions, etc. described herein may be formed with any suitable methodologies, either now known or yet to be developed, including, for example, atomic layer deposition (ALD), chemical vapor deposition (CVD), physical vapor deposition (PVD), etc.
Both of the terms "dielectric" and "electrically insulative" may be utilized to describe materials having insulative electrical properties. The terms are considered synonymous in this disclosure. The utilization of the term "dielectric" in some instances, and the term "electrically insulative" in other instances, may be to provide language variation within this disclosure to simplify antecedent basis within the claims that follow, and is not utilized to indicate any significant chemical or electrical differences. The particular orientation of the various embodiments in the drawings is for illustrative purposes only, and the embodiments may be rotated relative to the shown orientations in some applications. The description provided herein, and the claims that follow, pertain to any structures that have the described relationships between various features, regardless of whether the structures are in the particular orientation of the drawings or are rotated relative to such orientation.
The cross-sectional views of the accompanying illustrations only show features within the planes of the cross-sections, and do not show materials behind the planes of the cross-sections in order to simplify the drawings.
When a structure is referred to above as being "on" or "against" another structure, it can be directly on the other structure or intervening structures may also be present. In contrast, when a structure is referred to as being "directly on" or "directly against" another structure, there are no intervening structures present. When a structure is referred to as being "connected" or "coupled" to another structure, it can be directly connected or coupled to the other structure, or intervening structures may be present. In contrast, when a structure is referred to as being "directly connected" or "directly coupled" to another structure, there are no intervening structures present.
Some embodiments include a memory cell which has a first transistor supported by a semiconductor base, and which has second and third transistors above the first transistor and vertically stacked one atop the other.
Some embodiments include a memory cell comprising first, second and third transistors. The third transistor is above the second transistor, and the second and third transistors are above the first transistor. The first transistor has first and second source/drain regions, the second transistor has third and fourth source/drain regions, and the third transistor has fifth and sixth source/drain regions. The memory cell includes a pillar of semiconductor material extending through the second and third transistors. The pillar of semiconductor material includes the third, fourth, fifth and sixth source/drain regions as well as channel regions of the second and third transistors.
Some embodiments include a memory cell having first, second and third transistors. The third transistor is above the second transistor, and the second and third transistors are above the first transistor. The first transistor has first and second source/drain regions electrically coupled to one another through a first channel region, the second transistor has third and fourth source/drain regions electrically coupled to one another through a second channel region, and the third transistor has fifth and sixth source/drain regions electrically coupled to one another through a third channel region. The fourth and fifth source/drain regions are electrically coupled to one another. A read bitline is above the third transistor and electrically coupled with the sixth source/drain region. A write bitline is adjacent the first transistor and electrically coupled with the first source/drain region. A write wordline includes a gate of the first transistor. A read wordline includes a gate of the third transistor. A capacitor is electrically coupled with the second source/drain region and is electrically coupled with a gate of the second transistor.
Some embodiments include an apparatus which comprises a semiconductor base and a plurality of memory cells; and each of the plurality of memory cells comprises first and second transistors. The first transistor includes first and second source/drain regions formed in the semiconductor base, a first channel region therebetween and a first gate controlling the first channel region, and the first gate is electrically connected to a first wordline. The second transistor includes third and fourth source/drain regions, a second channel region therebetween and a second gate controlling the second channel region. The third and fourth source/drain regions and the second channel region are vertically disposed with one another between a first bitline and a common plate over the semiconductor base, and the second gate is electrically coupled to the second source/drain region of the first transistor.

Claims

CLAIMS I/we claim,
1. A memory cell comprising:
a first transistor supported by a semiconductor base; and second and third transistors above the first transistor and vertically stacked one atop the other.
2. The memory cell of claim 1 wherein a semiconductor material pillar extends along gates of the second and third transistors and comprises source/drain regions and channel regions of the second and third transistors,
3. The memory cell of claim 1 wherein the first transistor comprises a gate that extends downwardly into the semiconductor base, and comprises source/drain regions extending into the semiconductor base.
4. The memory cell of claim 1 comprising a charge-storage device electrically coupled with a source/drain region of the first transistor, and electrically coupled with a gate of the second transistor.
5. The memory cell of claim 4 wherein the charge- storage device is a capacitor extending downwardly into the semiconductor base.
6. The memory cell of claim 4 wherein the charge- storage device is a capacitor extending between the source/drain region of the first transistor and the gate of the second transistor.
7. The memory cell of claim 4 wherein the charge- storage device is a capacitor between a channel region of the second transistor and the gate of the second transistor.
8. The memory cell of claim 1 wherein the charge- storage device is a capacitor comprising dielectric material of the second transistor.
9. A memory cell comprising first, second and third transistors, with the third transistor being above the second transistor, and with the second and third transistors being above the first transistor; the first transistor having first and second source/drain regions, the second transistor having third and fourth source/drain regions, and the third transistor having fifth and sixth source/drain regions; wherein the memory cell includes a pillar of semiconductor material extending through the second and third transistors, and which includes the third, fourth, fifth and sixth source/drain regions as well as channel regions of the second and third transistors.
10. The memory cell of claim 9 comprising a first bitline under the second transistor and electrically coupled with the first source/drain region, and comprising a second bitline above the third transistor and electrically coupled with the sixth source/drain region.
11. The memory cell of claim 10 comprising a capacitor electrically coupled with the second source/drain region and electrically coupled with a gate of the second transistor.
12. The memory cell of claim 11 wherein the capacitor extends downwardly to below a gate of the first transistor.
13. The memory cell of claim 11 wherein the capacitor extends between the second source/drain region and the gate of the second transistor.
14. The memory cell of claim 11 wherein the capacitor is between a channel region of the second transistor and the gate of the second transistor.
15. A memory cell, comprising:
first, second and third transistors, with the third transistor being above the second transistor, and with the second and third transistors being above the first transistor; the first transistor having first and second source/drain regions electrically coupled to one another through a first channel region, the second transistor having third and fourth source/drain regions electrically coupled to one another through a second channel region, the third transistor having fifth and sixth source/drain regions electrically coupled to one another through a third channel region; the fourth and fifth source/drain regions being electrically coupled to one another;
a read bitline above the third transistor and electrically coupled with the sixth source/drain region;
a write bitline adjacent the first transistor and electrically coupled with the first source/drain region;
a write wordline which includes a gate of the first transistor; a read wordline which includes a gate of the third transistor; and a capacitor electrically coupled with the second source/drain region and electrically coupled with a gate of the second transistor.
16. The memory cell of claim 15 wherein the fourth and fifth source/drain regions overlap one another within a semiconductor pillar; and wherein the second and third channel regions are also within said semiconductor pillar.
17. The memory cell of claim 15 wherein the capacitor extends downwardly to below a gate of the first transistor.
18. The memory cell of claim 15 wherein the capacitor extends between the second source/drain region of the first transistor and the gate of the second transistor.
19. The memory cell of claim 15 wherein the capacitor is between a channel region of the second transistor and the gate of the second transistor.
20. The memory cell of claim 15 wherein the gate of the third transistor is configured to have at least one bent region where the gate of the third transistor couples with the read wordline, and one or more extension regions that extend along the third channel region from said at least one bent region; and wherein the gate of the third transistor and the one or more extension regions together form a substantially T-shaped configuration, substantially shelf-shaped configuration or substantially U-shaped configuration.
21. An apparatus comprising a semiconductor base and a plurality of memory cells, each of the plurality of memory cells comprising:
a first transistor including first and second source/drain regions formed in the semiconductor base, a first channel region therebetween and a first gate controlling the first channel region, the first gate being electrically connected to a first word line; and
a second transistor including third and fourth source/drain regions, a second channel region therebetween and a second gate controlling the second channel region, the third and fourth source/drain regions and the second channel region being vertically disposed with one another between a first bit line and a common plate over the semiconductor base, and the second gate being electrically coupled to the second source/drain region of the first transistor.
22. The apparatus of claim 21, wherein each of the plurality of memory cells further comprises a third transistor disposed above the second transistor, the third transistor including fifth and sixth source/drain regions vertically disposed with one another and a third channel region therebetween, the fifth source/drain region electrically coupled with the fourth source/drain region.
23. The apparatus of claim 22, wherein each of the plurality of memory cells further comprises a semiconductor pillar over the semiconductor base, and the semiconductor pillar including first, second, third, fourth and fifth portions serving as the third source/drain region, the second channel region, the fourth source/drain region, the third channel region and the sixth source/drain region, respectively, the third portion of the semiconductor pillar further serving as the fifth source/drain region.
24. The apparatus of claim 22, wherein the second channel region is larger than the third channel region in length.
25. The apparatus of claim 21, wherein each of the plurality of memory cells further comprises a capacitor electrically coupled with the second source/drain region of the first transistor.
26. The apparatus of claim 25, wherein the capacitor extends downwardly to below the first gate of the first transistor.
27. The apparatus of claim 25, wherein the capacitor extends between the second source/drain region of the first transistor and the second gate of the second transistor.
PCT/US2017/044611 2016-08-31 2017-07-31 Memory cells and memory arrays WO2018044453A1 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
EP17847156.1A EP3507829B1 (en) 2016-08-31 2017-07-31 Memory cells and memory arrays
KR1020197008402A KR102171724B1 (en) 2016-08-31 2017-07-31 Memory cells and memory arrays
CN201780029593.6A CN109155310B (en) 2016-08-31 2017-07-31 Memory cell and memory array

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US201662381685P 2016-08-31 2016-08-31
US62/381,685 2016-08-31

Publications (1)

Publication Number Publication Date
WO2018044453A1 true WO2018044453A1 (en) 2018-03-08

Family

ID=61243466

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2017/044611 WO2018044453A1 (en) 2016-08-31 2017-07-31 Memory cells and memory arrays

Country Status (5)

Country Link
US (3) US10056386B2 (en)
EP (1) EP3507829B1 (en)
KR (1) KR102171724B1 (en)
CN (1) CN109155310B (en)
WO (1) WO2018044453A1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10056386B2 (en) 2016-08-31 2018-08-21 Micron Technology, Inc. Memory cells and memory arrays

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10355002B2 (en) 2016-08-31 2019-07-16 Micron Technology, Inc. Memory cells, methods of forming an array of two transistor-one capacitor memory cells, and methods used in fabricating integrated circuitry
US10079235B2 (en) 2016-08-31 2018-09-18 Micron Technology, Inc. Memory cells and memory arrays
EP3507831B1 (en) 2016-08-31 2021-03-03 Micron Technology, Inc. Memory arrays
CN110192280A (en) 2017-01-12 2019-08-30 美光科技公司 Memory cell, pair transistor single capacitor memory cell array, the method for forming pair transistor single capacitor memory cell array and the method for manufacturing integrated circuit
US11450740B2 (en) * 2018-08-10 2022-09-20 Micron Technology, Inc. Integrated memory comprising gated regions between charge-storage devices and access devices
US11062763B2 (en) 2019-04-09 2021-07-13 Micron Technology, Inc. Memory array with multiplexed digit lines
US10854617B2 (en) * 2019-04-09 2020-12-01 Micron Technology, Inc. Integrated components which have both horizontally-oriented transistors and vertically-oriented transistors
JP2021048230A (en) * 2019-09-18 2021-03-25 キオクシア株式会社 Semiconductor storage device
KR20210034172A (en) * 2019-09-20 2021-03-30 에스케이하이닉스 주식회사 Semiconductor device performing a mac operation
KR20210063111A (en) 2019-11-22 2021-06-01 삼성전자주식회사 Semiconductor memory device and method of manufacturing the same
DE102020133486B4 (en) * 2020-05-28 2024-08-29 Taiwan Semiconductor Manufacturing Co. Ltd. NON-VOLATILE MEMORY WITH DUAL CONTROL
CN116686399A (en) * 2021-03-08 2023-09-01 华为技术有限公司 Semiconductor device, electronic apparatus, and method for forming transistor
CN113078116B (en) * 2021-03-29 2024-01-23 长鑫存储技术有限公司 Method for preparing semiconductor structure and semiconductor structure
EP4156188A1 (en) 2021-09-27 2023-03-29 Samsung Electronics Co., Ltd. Content-addressable memory and electronic device including the same
US12114480B2 (en) * 2021-12-21 2024-10-08 Tokyo Electron Limited Method of making of plurality of 3D vertical logic elements integrated with 3D memory

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060028859A1 (en) * 2002-11-12 2006-02-09 Micron Technology, Inc. 6F2 3-Transistor DRAM gain cell
US7378702B2 (en) * 2004-06-21 2008-05-27 Sang-Yun Lee Vertical memory device structures
US20100264484A1 (en) * 2009-04-17 2010-10-21 Fujio Masuoka Semiconductor device
US20140035018A1 (en) * 2012-07-31 2014-02-06 SK Hynix Inc. Semiconductor devices including vertical transistors and methods of fabricating the same
US9343507B2 (en) * 2014-03-12 2016-05-17 Sandisk 3D Llc Dual channel vertical field effect transistor including an embedded electrode

Family Cites Families (100)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4103342A (en) 1976-06-17 1978-07-25 International Business Machines Corporation Two-device memory cell with single floating capacitor
US4554570A (en) * 1982-06-24 1985-11-19 Rca Corporation Vertically integrated IGFET device
US5066607A (en) * 1987-11-30 1991-11-19 Texas Instruments Incorporated Method of making a trench DRAM cell with dynamic gain
US5146300A (en) * 1989-11-27 1992-09-08 Mitsubishi Denki Kabushiki Kaisha Semiconductor integrated circuit device having improved stacked capacitor and manufacturing method therefor
JPH088342B2 (en) * 1989-11-27 1996-01-29 三菱電機株式会社 Semiconductor integrated circuit device
JPH03205867A (en) 1990-01-08 1991-09-09 Nec Corp Semiconductor memory
JP2678094B2 (en) 1991-03-01 1997-11-17 シャープ株式会社 Dynamic random access memory
US5398200A (en) 1992-03-02 1995-03-14 Motorola, Inc. Vertically formed semiconductor random access memory device
US5389810A (en) 1992-03-27 1995-02-14 Matsushita Electric Industrial Co., Ltd. Semiconductor device having at least one symmetrical pair of MOSFETs
US5363327A (en) 1993-01-19 1994-11-08 International Business Machines Corporation Buried-sidewall-strap two transistor one capacitor trench cell
TW378323B (en) 1994-09-22 2000-01-01 Matsushita Electric Ind Co Ltd Ferroelectric memory device
JP3226433B2 (en) 1994-09-22 2001-11-05 松下電器産業株式会社 Ferroelectric memory device
JP3135795B2 (en) 1994-09-22 2001-02-19 東芝マイクロエレクトロニクス株式会社 Dynamic memory
JP3549602B2 (en) 1995-01-12 2004-08-04 株式会社ルネサステクノロジ Semiconductor storage device
JPH08264764A (en) 1995-03-22 1996-10-11 Toshiba Corp Semiconductor device
US5830791A (en) 1995-09-06 1998-11-03 Lg Semicon Co., Ltd. Manufacturing process for a DRAM with a buried region
US8018058B2 (en) * 2004-06-21 2011-09-13 Besang Inc. Semiconductor memory device
JP3495905B2 (en) 1998-02-19 2004-02-09 シャープ株式会社 Semiconductor storage device
US6246083B1 (en) * 1998-02-24 2001-06-12 Micron Technology, Inc. Vertical gain cell and array for a dynamic random access memory
US6043527A (en) 1998-04-14 2000-03-28 Micron Technology, Inc. Circuits and methods for a memory cell with a trench plate trench capacitor and a vertical bipolar read device
US6028806A (en) 1998-05-22 2000-02-22 Micron Technology, Inc. Semiconductor memory with local phase generation from global phase signals and local isolation signals
US6141286A (en) 1998-08-21 2000-10-31 Micron Technology, Inc. Embedded DRAM architecture with local data drivers and programmable number of data read and data write lines
JP2000349171A (en) * 1999-06-04 2000-12-15 Sony Corp Semiconductor memory cell
US6365453B1 (en) 1999-06-16 2002-04-02 Micron Technology, Inc. Method and structure for reducing contact aspect ratios
JP4047531B2 (en) 2000-10-17 2008-02-13 株式会社東芝 Ferroelectric memory device
JP2002216473A (en) 2001-01-16 2002-08-02 Matsushita Electric Ind Co Ltd Semiconductor memory
US6518610B2 (en) 2001-02-20 2003-02-11 Micron Technology, Inc. Rhodium-rich oxygen barriers
US6528896B2 (en) * 2001-06-21 2003-03-04 Samsung Electronics Co., Ltd. Scalable two transistor memory device
US6794238B2 (en) 2001-11-07 2004-09-21 Micron Technology, Inc. Process for forming metallized contacts to periphery transistors
JPWO2003052829A1 (en) 2001-12-14 2005-04-28 株式会社日立製作所 Semiconductor device and manufacturing method thereof
JP2003263886A (en) 2002-03-08 2003-09-19 Fujitsu Ltd Ferroelectric memory in which bit line capacity can be optimized
JP2003273245A (en) 2002-03-15 2003-09-26 Hitachi Ltd Semiconductor memory device
US6587367B1 (en) 2002-03-19 2003-07-01 Texas Instruments Incorporated Dummy cell structure for 1T1C FeRAM cell array
JP3650077B2 (en) 2002-03-29 2005-05-18 沖電気工業株式会社 Semiconductor memory device
JP4290921B2 (en) 2002-04-08 2009-07-08 エルピーダメモリ株式会社 Semiconductor integrated circuit device
ITMI20020793A1 (en) 2002-04-15 2003-10-15 St Microelectronics Srl SEMICONDUCTOR MEMORY FERAM
US6563727B1 (en) 2002-07-31 2003-05-13 Alan Roth Method and structure for reducing noise effects in content addressable memories
KR100456598B1 (en) 2002-09-09 2004-11-09 삼성전자주식회사 Memory device arranged memory cells having complementary data
US6744087B2 (en) * 2002-09-27 2004-06-01 International Business Machines Corporation Non-volatile memory using ferroelectric gate field-effect transistors
JP4005468B2 (en) 2002-09-30 2007-11-07 富士通株式会社 Memory cell arrangement method and semiconductor memory device
US6960796B2 (en) 2002-11-26 2005-11-01 Micron Technology, Inc. CMOS imager pixel designs with storage capacitor
DE10255203B3 (en) 2002-11-27 2004-04-22 Infineon Technologies Ag Dynamic memory cell with 2 vertical selection transistors integrated in substrate on either side of trough capacitance
US6845033B2 (en) 2003-03-05 2005-01-18 International Business Machines Corporation Structure and system-on-chip integration of a two-transistor and two-capacitor memory cell for trench technology
US6822891B1 (en) 2003-06-16 2004-11-23 Kabushiki Kaisha Toshiba Ferroelectric memory device
US7867822B2 (en) * 2003-06-24 2011-01-11 Sang-Yun Lee Semiconductor memory device
DE10344604B4 (en) * 2003-09-25 2011-08-11 Infineon Technologies AG, 81669 Storage unit with collecting electrodes
US8445946B2 (en) * 2003-12-11 2013-05-21 International Business Machines Corporation Gated diode memory cells
US7027326B2 (en) * 2004-01-05 2006-04-11 International Business Machines Corporation 3T1D memory cells using gated diodes and methods of use thereof
US7122425B2 (en) 2004-08-24 2006-10-17 Micron Technology, Inc. Methods of forming semiconductor constructions
US7241655B2 (en) 2004-08-30 2007-07-10 Micron Technology, Inc. Method of fabricating a vertical wrap-around-gate field-effect-transistor for high density, low voltage logic and memory array
US7199419B2 (en) 2004-12-13 2007-04-03 Micron Technology, Inc. Memory structure for reduced floating body effect
KR100585169B1 (en) 2004-12-23 2006-06-02 삼성전자주식회사 Layout of semiconductor memory device and method of controlling capacitance of dummy cell
US7488664B2 (en) 2005-08-10 2009-02-10 Micron Technology, Inc. Capacitor structure for two-transistor DRAM memory cell and method of forming same
US7164595B1 (en) 2005-08-25 2007-01-16 Micron Technology, Inc. Device and method for using dynamic cell plate sensing in a DRAM memory cell
US7330388B1 (en) 2005-09-23 2008-02-12 Cypress Semiconductor Corporation Sense amplifier circuit and method of operation
US7358133B2 (en) 2005-12-28 2008-04-15 Nanya Technology Corporation Semiconductor device and method for making the same
KR100739532B1 (en) 2006-06-09 2007-07-13 삼성전자주식회사 Method of forming a buried bit line
US7772632B2 (en) 2006-08-21 2010-08-10 Micron Technology, Inc. Memory arrays and methods of fabricating memory arrays
KR100791339B1 (en) 2006-08-25 2008-01-03 삼성전자주식회사 An embeded semiconductor device including planarization resistant patterns and method for fabricating the same
US20080061340A1 (en) * 2006-09-07 2008-03-13 Qimonda Ag Memory cell array and method of forming the memory cell array
JP4901459B2 (en) 2006-12-26 2012-03-21 株式会社東芝 Semiconductor memory device
US7558097B2 (en) 2006-12-28 2009-07-07 Intel Corporation Memory having bit line with resistor(s) between memory cells
TWI349334B (en) * 2007-07-02 2011-09-21 Nanya Technology Corp Dram structure and method of making the same
US7679405B2 (en) 2007-10-24 2010-03-16 Agere Systems Inc. Latch-based sense amplifier
US7920404B2 (en) 2007-12-31 2011-04-05 Texas Instruments Incorporated Ferroelectric memory devices with partitioned platelines
US7742324B2 (en) 2008-02-19 2010-06-22 Micron Technology, Inc. Systems and devices including local data lines and methods of using, making, and operating the same
US7700469B2 (en) 2008-02-26 2010-04-20 Micron Technology, Inc. Methods of forming semiconductor constructions
US8009459B2 (en) 2008-12-30 2011-08-30 Taiwan Semiconductor Manufacturing Company, Ltd. Circuit for high speed dynamic memory
JP5588123B2 (en) 2009-05-22 2014-09-10 ピーエスフォー ルクスコ エスエイアールエル Semiconductor device and manufacturing method thereof
JP2011142256A (en) 2010-01-08 2011-07-21 Elpida Memory Inc Semiconductor device and method of manufacturing the same
KR20180043383A (en) * 2010-01-22 2018-04-27 가부시키가이샤 한도오따이 에네루기 켄큐쇼 Method for manufacturing semiconductor device
US9454997B2 (en) 2010-12-02 2016-09-27 Micron Technology, Inc. Array of nonvolatile memory cells having at least five memory cells per unit cell, having a plurality of the unit cells which individually comprise three elevational regions of programmable material, and/or having a continuous volume having a combination of a plurality of vertically oriented memory cells and a plurality of horizontally oriented memory cells; array of vertically stacked tiers of nonvolatile memory cells
TWI415247B (en) 2010-12-15 2013-11-11 Powerchip Technology Corp Dynamic random access memory cell and array having vertical channel transistor
US8569831B2 (en) * 2011-05-27 2013-10-29 Micron Technology, Inc. Integrated circuit arrays and semiconductor constructions
EP2555241A1 (en) 2011-08-02 2013-02-06 Nxp B.V. IC die, semiconductor package, printed circuit board and IC die manufacturing method
KR20130042779A (en) 2011-10-19 2013-04-29 삼성전자주식회사 Semiconductor devices including a vertical channel transistor and methods of fabricating the same
US8704221B2 (en) 2011-12-23 2014-04-22 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device
US8872258B2 (en) 2012-01-26 2014-10-28 Ps4 Luxco S.A.R.L. Semiconductor memory device
US20130193400A1 (en) * 2012-01-27 2013-08-01 Micron Technology, Inc. Memory Cell Structures and Memory Arrays
JP2013168569A (en) 2012-02-16 2013-08-29 Elpida Memory Inc Semiconductor device and manufacturing method of the same
US9312257B2 (en) 2012-02-29 2016-04-12 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device
JP2013187223A (en) 2012-03-06 2013-09-19 Elpida Memory Inc Semiconductor device
US9036391B2 (en) 2012-03-06 2015-05-19 Micron Technology, Inc. Arrays of vertically-oriented transistors, memory arrays including vertically-oriented transistors, and memory cells
US9478550B2 (en) 2012-08-27 2016-10-25 Micron Technology, Inc. Arrays of vertically-oriented transistors, and memory arrays including vertically-oriented transistors
JP6516978B2 (en) * 2013-07-17 2019-05-22 株式会社半導体エネルギー研究所 Semiconductor device
KR102061694B1 (en) 2013-10-14 2020-01-02 삼성전자주식회사 Semiconductor memory device having three-dimensional cross point array
US10128327B2 (en) 2014-04-30 2018-11-13 Stmicroelectronics, Inc. DRAM interconnect structure having ferroelectric capacitors exhibiting negative capacitance
KR102184355B1 (en) 2014-09-16 2020-11-30 삼성전자주식회사 Semiconductor device
US9419003B1 (en) 2015-05-15 2016-08-16 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor devices and methods of manufacture thereof
US9378780B1 (en) 2015-06-16 2016-06-28 National Tsing Hua University Sense amplifier
KR102420150B1 (en) 2015-08-19 2022-07-13 삼성전자주식회사 Method of fabricating semiconductor device
US20170186782A1 (en) 2015-12-24 2017-06-29 Innolux Corporation Pixel circuit of active-matrix light-emitting diode and display panel having the same
US10355002B2 (en) 2016-08-31 2019-07-16 Micron Technology, Inc. Memory cells, methods of forming an array of two transistor-one capacitor memory cells, and methods used in fabricating integrated circuitry
EP3507831B1 (en) 2016-08-31 2021-03-03 Micron Technology, Inc. Memory arrays
US10079235B2 (en) 2016-08-31 2018-09-18 Micron Technology, Inc. Memory cells and memory arrays
EP3507829B1 (en) * 2016-08-31 2022-04-06 Micron Technology, Inc. Memory cells and memory arrays
CN110192280A (en) 2017-01-12 2019-08-30 美光科技公司 Memory cell, pair transistor single capacitor memory cell array, the method for forming pair transistor single capacitor memory cell array and the method for manufacturing integrated circuit
CN110603640B (en) 2017-07-17 2023-06-27 美光科技公司 Memory circuit system
US10020311B1 (en) 2017-08-02 2018-07-10 Ap Memory Technology Corporation Semiconductor memory device provided with DRAM cell including two transistors and common capacitor
CN110785843A (en) 2017-08-31 2020-02-11 美光科技公司 Apparatus having a memory cell with two transistors and one capacitor and having a body region of the transistors coupled to a reference voltage

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060028859A1 (en) * 2002-11-12 2006-02-09 Micron Technology, Inc. 6F2 3-Transistor DRAM gain cell
US7378702B2 (en) * 2004-06-21 2008-05-27 Sang-Yun Lee Vertical memory device structures
US20100264484A1 (en) * 2009-04-17 2010-10-21 Fujio Masuoka Semiconductor device
US20140035018A1 (en) * 2012-07-31 2014-02-06 SK Hynix Inc. Semiconductor devices including vertical transistors and methods of fabricating the same
US9343507B2 (en) * 2014-03-12 2016-05-17 Sandisk 3D Llc Dual channel vertical field effect transistor including an embedded electrode

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See also references of EP3507829A4 *

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10056386B2 (en) 2016-08-31 2018-08-21 Micron Technology, Inc. Memory cells and memory arrays

Also Published As

Publication number Publication date
EP3507829A1 (en) 2019-07-10
US20190267379A1 (en) 2019-08-29
US10854611B2 (en) 2020-12-01
EP3507829A4 (en) 2020-07-29
US20180331107A1 (en) 2018-11-15
US10319724B2 (en) 2019-06-11
KR102171724B1 (en) 2020-10-30
EP3507829B1 (en) 2022-04-06
US10056386B2 (en) 2018-08-21
CN109155310B (en) 2023-03-31
KR20190038937A (en) 2019-04-09
CN109155310A (en) 2019-01-04
US20180061837A1 (en) 2018-03-01

Similar Documents

Publication Publication Date Title
US10854611B2 (en) Memory cells and memory arrays
US10847516B2 (en) Memory cells and memory arrays
US11094697B2 (en) Vertical two-transistor single capacitor memory cells and memory arrays
KR102134532B1 (en) Memory cells and memory arrays
KR102432207B1 (en) A device having memory strings compared to each other via a sense amplifier
US10147727B2 (en) Conductive structures, wordlines and transistors
US9881923B1 (en) Floating body transistors and memory arrays comprising floating body transistors

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 17847156

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

ENP Entry into the national phase

Ref document number: 20197008402

Country of ref document: KR

Kind code of ref document: A

ENP Entry into the national phase

Ref document number: 2017847156

Country of ref document: EP

Effective date: 20190401