WO2017189127A1 - Methods and apparatuses including command delay adjustment circuit - Google Patents
Methods and apparatuses including command delay adjustment circuit Download PDFInfo
- Publication number
- WO2017189127A1 WO2017189127A1 PCT/US2017/023594 US2017023594W WO2017189127A1 WO 2017189127 A1 WO2017189127 A1 WO 2017189127A1 US 2017023594 W US2017023594 W US 2017023594W WO 2017189127 A1 WO2017189127 A1 WO 2017189127A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- signal
- circuit
- clock signal
- responsive
- clock
- Prior art date
Links
- 238000000034 method Methods 0.000 title claims description 6
- 230000000630 rising effect Effects 0.000 claims description 34
- 230000003111 delayed effect Effects 0.000 claims description 12
- 230000004044 response Effects 0.000 claims description 12
- 230000001360 synchronised effect Effects 0.000 claims description 8
- 239000004065 semiconductor Substances 0.000 abstract description 4
- 238000010586 diagram Methods 0.000 description 16
- 230000004913 activation Effects 0.000 description 4
- 230000000295 complement effect Effects 0.000 description 4
- 230000001934 delay Effects 0.000 description 4
- 230000005540 biological transmission Effects 0.000 description 2
- 230000008878 coupling Effects 0.000 description 1
- 238000010168 coupling process Methods 0.000 description 1
- 238000005859 coupling reaction Methods 0.000 description 1
- 230000001419 dependent effect Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C8/00—Arrangements for selecting an address in a digital store
- G11C8/18—Address timing or clocking circuits; Address control signal generation or management, e.g. for row address strobe [RAS] or column address strobe [CAS] signals
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/16—Handling requests for interconnection or transfer for access to memory bus
- G06F13/1668—Details of memory controller
- G06F13/1689—Synchronisation and timing concerns
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management
- G11C7/222—Clock generating, synchronizing or distributing circuits within memory device
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/22—Microcontrol or microprogram arrangements
- G06F9/223—Execution means for microinstructions irrespective of the microinstruction function, e.g. decoding of microinstructions and nanoinstructions; timing of microinstructions; programmable logic arrays; delays and fan-out problems
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
- G11C11/4076—Timing circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/02—Detection or location of defective auxiliary circuits, e.g. defective refresh counters
- G11C29/023—Detection or location of defective auxiliary circuits, e.g. defective refresh counters in clock generator or timing circuitry
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/02—Detection or location of defective auxiliary circuits, e.g. defective refresh counters
- G11C29/028—Detection or location of defective auxiliary circuits, e.g. defective refresh counters with adaption or trimming of parameters
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1015—Read-write modes for single port memories, i.e. having either a random port or a serial port
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
- G11C7/1057—Data output buffers, e.g. comprising level conversion circuits, circuits for adapting load
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
- G11C7/106—Data output latches
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
- G11C7/1069—I/O lines read out arrangements
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1078—Data input circuits, e.g. write amplifiers, data input buffers, data input registers, data input level conversion circuits
- G11C7/1084—Data input buffers, e.g. comprising level conversion circuits, circuits for adapting load
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1078—Data input circuits, e.g. write amplifiers, data input buffers, data input registers, data input level conversion circuits
- G11C7/1087—Data input latches
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1078—Data input circuits, e.g. write amplifiers, data input buffers, data input registers, data input level conversion circuits
- G11C7/109—Control signal input circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1078—Data input circuits, e.g. write amplifiers, data input buffers, data input registers, data input level conversion circuits
- G11C7/1093—Input synchronization
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1078—Data input circuits, e.g. write amplifiers, data input buffers, data input registers, data input level conversion circuits
- G11C7/1096—Write circuits, e.g. I/O line write drivers
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C8/00—Arrangements for selecting an address in a digital store
- G11C8/10—Decoders
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C2207/00—Indexing scheme relating to arrangements for writing information into, or reading information out from, a digital store
- G11C2207/22—Control and timing of internal memory operations
- G11C2207/2254—Calibration
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C2207/00—Indexing scheme relating to arrangements for writing information into, or reading information out from, a digital store
- G11C2207/22—Control and timing of internal memory operations
- G11C2207/2272—Latency related aspects
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/02—Detection or location of defective auxiliary circuits, e.g. defective refresh counters
- G11C29/024—Detection or location of defective auxiliary circuits, e.g. defective refresh counters in decoders
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
- G11C7/1066—Output synchronization
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management
- G11C7/225—Clock input buffers
Definitions
- High data reliability, high speed of memory access, and low power consumption are features that are demanded from semiconductor memory.
- Many synchronous integrated circuits in a semiconductor device perform operations based on a clock signal to meet critical timing requirements.
- a window or "data eye" pattern may be evaluated.
- the data eye for each of the data signals defines the actual duration that each signal is valid after various factors affecting the signal are considered, such as timing skew, voltage and current drive capability, for example.
- timing skew of signals, it often arises from a variety of timing errors such as loading on the lines of the bus and the physical lengths of such lines.
- RMT rank margining test
- a reference voltage (VREF) level may be varied from a mid-point between a voltage of input high (VIH) and a voltage of input low (VIL) to test a margin of RMT as performance tolerance.
- the input buffer is required to operate without any errors even if the reference voltage shifts, as long as the reference voltage is in a predetermined range.
- Fig. 1 is a block diagram of an apparatus 100 including a command delay- adjustment circuit 130.
- Hie apparatus 100 may include a clock input buffer 1 10, a command input buffer 111 , a command decoder circuit 120, the command delay adjustment circuit 130, signal trees 190 and 19 ! for a command signal and a clock signal, and an output buffer 195.
- the command delay adjustment circuit 130 may include a DLL clock path and a command path.
- the DLL clock path may include a command replica 121, and a delay line 141 for the clock signal.
- the command replica 121 replicates a delay of the command decoder circuit 120 in providing an RdClk signal responsive to command signals CMD and a system clock signal SCLK CMD signals.
- the command replica 121 may delay a SCLKJDLL signal and provide a delayed system clock signal SCLKD to the delay line 141 .
- the command path includes a delay line 140 for the command signal and a dQ-Enable-Delay (QED) circuit 160.
- the command delay adjustment circuit 130 further includes a replica of the DLL clock path 151, a phase detector 170 and a DLL control circuit 180 which form a DLL circuit together with the delay line 141 for the clock signal.
- the command delay adjustment circuit 130 may synchronize an output signal of the dQ-Eiiable-Delay circuit 160 with a DLL clock signal DUClk from, the delay line 141 while providing a latency on the output signal of the dQ-Enable-Delay circuit 160, Hie latency here is, for example, a column address strobe (CAS) latency (CL), which may be set based on a clock frequency of the clock signal CK.
- the CL value may account for a delay time between when a memory receives a READ command and when the output buffer 195 provides read data, responsive to the READ command to an output bus (e.g., via a DQ pad after the output buffer 195).
- the CL value may be represented as a number of clock cycles. One clock cycle can be represented by T.
- An example apparatus may- include: a first circuit that may be configured to respond to a first clock signal to latch a first signal, the first circuit may be configured to provide a second signal: and a second circuit that may be coupled to the first circuit to latch the second signal, the second circuit may be configured to provide a third signal based on the second signal in response to a first output timing signal that is substantially in phase to the first clock signal.
- Another example apparatus may- include: a clock input buffer that may be configured to provide a reference clock signal and a system clock signal based on an external clock signal: a command decoder that may be configured to latch command signals responsive to the system clock signal and further configured to provide a signal based on the command signals; and a command delay adjustment circuit.
- the command delay adjustment circuit may include a clock synchronizing circuit that may be configured to receive the signal from the command decoder, configured to latch the signal responsive to the system clock signal and further configured to provide a clock-synchronized read signal responsive to a shift cycle parameter.
- An example method may include providing a reference clock signal and a system clock signal based on an external clock signal in a clock input buffer: latching command signals responsive to the system clock signal; providing a signal based on the command signals; latching the signal responsive to the system clock signal; and providing a clock-synchronized read signal responsive to a shift cycle parameter responsive to latency information.
- Fig. 1 is a block diagram of an apparatus including a command delay adjustment circuit in read operation.
- Fig. 2 is a block diagram of an apparatus including a command delay adjustment circuit in accordance with an embodiment of the present disclosure.
- FIG. 3 is a block diagram of a clock synchronizing circuit in accordance with an embodiment of the present disclosure.
- Fig. 4A is a diagram of ceils of an input pointer register in a clock synchronizing circuit in accordance with an embodiment of the present disclosure.
- Fig. 4B is a timing diagram of signals in cells of the input pointer register of
- FIG. 4A in accordance with an embodiment of the present disclosure.
- Fig. 5 is a circuit diagram of a command decoder circuit in an apparatus including a command delay adjustment circuit, in accordance with an embodiment of the present disclosure.
- Fig. 6 is a timing diagram of signals in an apparatus including a command delay adjustment circuit, in accordance with an embodiment of the present disclosure. DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS
- Fig. 2 is a block diagram of an apparatus 200 including a command delay adjustment circuit 230 in accordance with an embodiment of the present disclosure.
- the apparatus 200 may include a clock input buffer 210, a command input buffer 211, a first circuit 220 (which may also be referred to herein as a command decoder circuit), the command delay adjustment circuit 230, signal trees 290 and 291 for a command signal and a clock signal and an output buffer 295.
- the clock input buffer 210 receives a clock signal CK, a complementary clock signal CKB both of which are external clock signals, and further receives a complementary reset signal RESETB.
- the clock input buffer 210 further receives an enable signal Rdi based on a READ command from the command decoder circuit 220.
- the clock input buffer 210 may provide a system clock signal SCLK_CMD and a reference clock signal SCLKJDLL responsive, at least in part, to the clock signal CK and a complementary clock signal CKB. Hie system clock signal SCLK CMD and the reference clock signal SCLK DLL may be synchronized with each other or be in phase to each other.
- the clock input buffer 210 may enable or disable providing the reference clock signal SCLK DLL, at least partly responsive to the enable signal Rdi.
- the command input buffer 211 receives a first signal (which may also be referred to herein as a command signal CMD), a reference voltage VREF and either the complementary signal RESETB or a clock enable signal CKE.
- the command input buffer 21 1 provides the command signal CMD to the command decoder circuit 220.
- the command decoder circuit 220 receives the system clock signal SCLK_CMD and the command signal CMD.
- the command decoder circuit 220 decodes the commands on the command signal CMD, responsive to the system clock signal SCLK CMD to provide a pulse on a second signal (which may also be referred to herein as a command delay line input signal RdClk).
- the command decoder circuit 220 may provide the enable signal Rdi responsive to a command signal for a READ operation.
- the command delay adjustment circuit 230 may include a DLL clock path and a command path.
- the DLL clock path may include a delay line circuit 241 for the clock signal.
- the command path includes a second circuit 231 (which may also be referred to herein as a clock synchronizing circuit), a delay line circuit 240 for the command signal and a third circuit 260 (which may also be referred to herein as a QED circuit).
- the command delay adjustment circuit 230 further includes a selector control signal generator circuit 232, a replica of the DLL clock path 251 , a phase detector 270 and a delay control circuit 280 (which may also be referred to herein as a DLL control circuit).
- the replica of the DLL clock path 251, the phase detector 270 and the DLL control circuit 280 form a DLL circuit together with the delay line 241 for the clock signal.
- the clock synchronizing circuit 231 receives a command delay line input signal RdClk from the command decoder circuit 220, the system clock signal SCLK CMD from the clock input buffer 210, and a shift cycle parameter X (X[3:0]) from, the selector control signal generator circuit 232.
- the clock synchronizing circuit 231 is provided to absorb a time lag tDec due to command decoding and latching in the command decoder circuit 220.
- the clock synchronizing circuit 231 synchronizes rising edges of the command delay line input signal RdCl with rising edges of the system clock signal SCLK_CMD, and provides a third signal (which may also be referred to herein as a clock-synchronized read signal RdClk shift).
- the selector control signal generator circuit 232 may provide the shift cycle parameter X (X
- the shift cycle parameter X represents a number of clock cycles to shift (e.g., maximum three clock cycles in this embodiment) for absorbing the time lag tDec. In some embodiment, the shift cycle parameter X may represent more than three clock cycles.
- the selector control signal generator circuit 232 receives an N value that may be described later in detail from the DLL control circuit 280 and a predetermined CL value which may be frequency dependent value, and provides the shift cycle parameter X (X
- the delay lines 240 and 241 include adjustable delay circuits.
- the DLL control circuit 280 receives the clock-synchronized read signal RdClk-shift and a tap signal (dTapjx:0J) from the DLL control circuit 280 and provides a fourth signal (which may also be referred to herein as a delayed read signal RdDll).
- the DLL control circuit 280 further provides the N value which represents a timing relationship between the reference clock signal SCLK_DLL and a feedback clock signal SCLK_DLL_fb, that may be a number of clock cycles to achieve a locked condition in which the reference clock signal SCLK DLL and the feedback clock signal SCLK DLL fb are in phase to each other.
- the N value may be provided to the selector control signal generator circuit 232 and the QED circuit 260 after reaching the locked condition.
- Tire QED circuit 260 synchronizes the delayed read signal RdDll from the delay line 240 with the DLL clock signal DllClk from the delay line 241.
- the QED circuit 260 adjusts a latency of the delayed read signal RdDll using the N value and the CL value as well as the shift cycle parameter X.
- the QED circuit 260 provides a fifth signal (which may also be referred to herein as a read activation signal).
- the phase detector 270 detects a phase difference between the feedback clock signal SCLK_DLL_fb through the model delays and the reference signal SCLKJDLL and provide the detected phase difference to the DLL control circuit 280. Based on the phase difference between the reference signal SCLK DLL and the feedback clock signal SCLK_DLL_fb, the DLL control circuit 280 may adjust the delays of the delay lines 240 and 241 so that rising edges of the feedback clock signal SCLK_DLL_fb and rising edges of the reference clock signal SCLK DLL are synchronized. The DLL control circuit 280 controls the delay lines 240 and 241 to have substantially the same delay.
- the rising edges of the reference clock SCLK DLL and rising edges of the clock-synchronized read signal RdClk_shift are controlled to synchronize before the delay line 240.
- the two delay lines 240 and 241 can use an identical tap signal dTapjxiG] to have the same delay.
- the rising edge timings of the reference clock signal SCLK DLL and the rising edges of the clock-synchronized read signal RdClk_shift can be synchronized by adding the clock synchronizing circuit 231 on die command path for data transmission.
- Fig. 3 is a block diagram of a clock synchronizing circuit in accordance with an embodiment of the present disclosure.
- the clock synchronizing circuit 30 may be the clock synchronizing circuit 231 on the command path in Fig. 2.
- the clock synchronizing circuit 30 is a first-in-first-out (FIFO) circuit which receives a command delay line input signal RdClk, a system clock signal SCLK_CMD, and a shift cycle parameter X (X[3:0]).
- the clock synchronizing circuit 30 includes a counter circuit 310, a plurality of decoder circuits 320 and 321, an input pointer register 330 including a plurality of cells and an output pointer register 331 including a pluralit of cells.
- the plurality of decoders 320 and 321 may be four-bit decoders.
- a FIFO clock signal may be generated by using the counter circuit 310.
- the counter circuit 310 may be a Gray code counter, however, in other embodiments other types of counters may be used as the counter circuit 310.
- the counter circuit 310 may be a two bits counter circuit and shared between the input pointer register 330 and the output pointer register 33 ! .
- the clock synchronizing circuit 30 may also include a delay circuit 340 at an output node of the counter circuit 310 which provides the delayed counter signal to the decoder circuit 320 responsive to an output signal of the counter circuit 310.
- the delay circuit 340 may compensate a latency between the system clock signal SCLK CMD and the command delay line input signal RdClk that is equivalent to a sum of " 'tDec + tSU" where tSU is a set up time of the command delay line input signal RdClk and tDec is a time delay due to command decoding and latching in the command decoder circuit 220.
- the delay circuit 340 is on the command path, not on a DLL clock path, thus the delay circuit 340 does not increase jitter in the reference clock signal SCLK DLL, which may improve a margin of RMT,
- Each cell of the input pointer register 330 may include two latches for lower power consumption, as will be described in more detail later.
- the cells of the input pointer register 330 may be flip-flops in other embodiments.
- each of the cells [0]-[3] of the input pointer register 330 receives a corresponding pointer input signal PI ⁇ 0>- ⁇ 3> from the decoder circuit 320, as well as the command delay line input signal RdClk.
- 0]-[3 [ of the input pointer register 330 may receive the command delay line input signal RdClk responsive to an activation of the corresponding pointer input signal PI ⁇ 0>- ⁇ 3>.
- the cells [0]-[3] of the input pointer register 330 provide output signals, such as pointer signals RdClk Out ⁇ 0>- ⁇ 3> to the selector 350,
- the selector 350 receives the shift cycle parameter X (X[3:0]) as a selector control signal and selects a path responsive to the shift cycle parameter X (X
- the cells of the output pointer register 331 may he flip-flops.
- the decoder circuit 321 receives the system clock signal SCLK_CMD and the output signals from the counter circuit 310 and provides a plurality of corresponding pointer output signals PO ⁇ 0>- ⁇ 3> to the cells [0]-[3] of the output pointer register 331.
- the cells [0]-[3] of the output pointer register 331 receive signals from the selector 350 by selectively coupling one cell of the input pointer register 330 to a corresponding cell of the output pointer register 33 1 responsive to the shift cycle parameter X and the pointer output signals PO ⁇ 0>- ⁇ 3>.
- the output pointer register 331 provides a clock-synchronized read signal RdClk shift responsive to the signals from the selector 350 and the pointer output signals PO ⁇ 0>- ⁇ 3> through an OR circuit 360.
- each of the cells [0]-[3] of the output pointer register 331 may provide the clock-synchronized read signal RdClk shift responsive to an activation of the corresponding pointer output signals PO ⁇ 0>- ⁇ 3>.
- the clock-synchronized read signal RdClkjshift may be provided to a delay line, for example, to the delay line 240 of Fig. 2,
- the clock- synchronized read signal RdClk shift may be synchronized with SCLK C
- Fig. 4A is a diagram of ceils of an input pointer register in a clock synchronizing circuit in accordance with an embodiment of the present disclosure.
- a cell [0] 530a, a cell [1] 530b, a cell [2] 530c and a cell [3] 530d may be the cells [0]-[3] of the input pointer register 330 in the clock synchronizing circuit 30 of Fig. 3.
- the cells 530a, 530b, 530c and 530d may receive a command delay line input signal RdClk and may further provide pointer signals RdClk_Out ⁇ 0>- ⁇ 3> responsive to pointer input signals PK0>-PI ⁇ 3>, respectively.
- Each of the cells 530a, 530b, 530c and 530d includes two latches.
- the cell [0J 530a includes an AND gate 51a and latches 52a and 52b.
- the latch 52a may include two NAND gates 521 and 522 and the latch 52b may include two NAND gates 523 and 524.
- the cell [1] 530b includes an AND gate 51b and latches 52c and 52d.
- the latch 52c may include two NAND gates 525 and 526 and the latch 52d may include two NAND gates 527 and 528.
- Fig. 4B is a timing diagram of signals in ceils of the input pointer register of
- the pointer input signals PK0>-PT ⁇ 3> are a pulse signal having a pulse width I T of command delay line input signal RdClk, where T is one clock cycle.
- the pointer input signals PI ⁇ 0>-PI ⁇ 3> are activated alternatively, in an order of PI ⁇ 0>, PI ⁇ 1>, PI ⁇ 2>, PI ⁇ 3>, and are provided by a decoder circuit, such as the decoder circuit 320 in Fig. 3.
- the cell [0] 530a receives the pointer input signal PI ⁇ 0>.
- NAND gate 522 in the latch 52a provides a signal Enl ⁇ 0> having a falling edge and a rising edge responsive to a rising edge and a falling edge of the pointer input signal PI ⁇ 0> at time Ti and time T3, respectively, while a signal EnFl ⁇ 0>, an output signal of the NAND gate 521, is inactive (e.g., at a logic low level).
- the NAND gate 521 provides a signal EnFl ⁇ 0> having a failing edge responsive to the rising edge of the signal Enl ⁇ 0> at the time T3 and having a rising edge responsive to a falling edge of the command delay line input signal RdClk at time T4.
- a signal En2 ⁇ 0> and the pointer input signal PI ⁇ 0> are provided to the NAND gate 524 in the latch 52b.
- the NAND gate 524 in the latch 52b provides a signal EnF2 ⁇ 0> which is active (e.g., at a logic high level), responsive to the logic low level of the signal En2 ⁇ 0>, an output signal of the NAND gate 523, until the time T3 and further responsive to the logic lo level of the pointer input signal PI ⁇ 0> from the time T3.
- the NAND gate 523 in the latch 52b provides the signal En2 ⁇ 0> having a rising edge and a falling edge responsive to a falling edge and a rising edge of the signal EnFl ⁇ 0> at the time T3 and the time T4 respectively, while the signal EnF2 ⁇ 0> is active (e.g., at the logic high level " 'High”).
- the AND gate 5 la receives the pointer input signal PI ⁇ 0> and the signal En2 ⁇ 0> and provides a pointer signal RdClk_Out ⁇ 0> which is inactive (e.g., at the logic low level "Low”).
- the cell j l]530b receives a pointer input signal PI ⁇ i>.
- NAND gate 526 in the latch 52c provides a signal Enl ⁇ l> having a falling edge responsive to the falling edge of the command delay line input signal RdClk at the time T4 and having a rising edge responsive to a falling edge of the pointer input signal P1 ⁇ 1> at time T5.
- the NAND gate 525 provides a signal EnFKi> having a failing edge and a rising edge responsive to the rising edge and falling edge of the command delay line input signal RdClk at the time T2 and the time T4, respectively, while the signal Enl ⁇ l> active (e.g., at the logic high level) until the time T4.
- a signal En2 ⁇ l> and the pointer input signal PI ⁇ 1> are provided to the NAND gate 528 in the latch 52d.
- the NAND gate 528 in the latch 52d provides a signal EnF2 ⁇ l> having a falling edge and a rising edge responsive to the rising edge and the falling edge of the pointer input signal PI ⁇ 1> at the time T3 and the time T5, respectively.
- the NAND gate 527 in the latch 52d provides the signal En2 ⁇ l> having a rising edge responsive to the falling edge of die signal EnFKl> and having a falling edge responsive to the rising edge of the signal EnF2 ⁇ l>.
- the AND gate 51b receives the pointer input signal P1 ⁇ 1> and the signal En2 ⁇ l> and provides a pointer signal RdClk_Out ⁇ l> that has a rising edge at the time T3 and a falling edge at the time T5,
- the command delay line input signal RdClk may be captured by the pointer input signal PI ⁇ 1> in the example of Fig. 4B.
- the latch 52a and the latch 52c capture the command delay line input signal RdClk by rising edges of the pointer input signals PI ⁇ 0> and ⁇ 1 >, and the latch 52b and the latch 52d provide the pulse width IT.
- Fig. 5 is a circuit diagram of a command decoder circuit in an apparatus including a command delay adjustment circuit, in accordance with an embodiment of the present disclosure.
- the command decoder circuit 70 may latch commands on the command signals CMD with a clock signal GCLK based on the system clock signal SCLK_CMD before and after command decoding.
- the command signals CMD are provided to a buffer gate 73 that has a delay dl .
- the system clock signal SCLK CMD is provided to a delay 71 to provide a delay d2, which is approximately equal to the delay dl of the buffer gate 73, and the delay 71 provides the clock signal GCLK.
- a flip-flop 74 latches the delayed command signals from the buffer gate 73 with the clock signal GCLK. Output signals from the flip-flop 74 are provided to a decoder circuit 75.
- the decoder circuit 75 may decode the command based on the output signals from, the flip-flop 74 and provides a signal, for example, a read signal, responsive to the output signals.
- a flip-flop 76 latches the signal from the decoder circuit 75 with the clock signal GCLK' and provides an internal read signal d.
- a delay 72 having a delay d3 receives the clock signal GCLK and provides a clock signal GCLK'.
- the delay d3 of the delay 72 may be equivalent to delays caused through the flip-flop 74, the decoder circuit 75 and the flip-flop 76.
- a flip-flop 77 latches the internal read signal Rd with the clock signal GCLK " and provides the enable signal Rdi to the clock input buffer 210.
- a buffer gate 78 having a delay d4 receives the internal read signal Rd and provides the command delay line input signal RdClk to the clock synchronizing circuit 231 of the command delay adjustment circuit 230 in Fig. 2.
- the time lag tDec which is about a sum of the delays dl , d3 and d4, is provided to the command delay line input signal RdClk.
- the clock synchronizing circuit 231 is configured to absorb the time lag provided to the command delay line input signal RdClk.
- I Fig. 6 is a timing diagram of signals in an apparatus including a command delay adjustment circuit, in accordance with an embodiment of the present disclosure.
- the clock signal CK is provided to the clock input buffer 210 of the apparatus 200 in Fig. 2.
- the clock signal CK is clock pulse signal including rising edges at TO, Tl, T2, T3, T4, T5, T6, T7, T8, T9, ... . ⁇ 6, " ⁇ 7 and so on.
- the clock input buffer 210 provides the system clock signal SCLK_CMD having a delay tIB at the clock input buffer 210 responsive to the clock signal CK.
- the command input buffer 211 receives the READ command on command signals CMD and provides the command signals CMD to the command decoder circuit 220.
- the system clock signal SCLK CMD has a rising edge with the delay tIB responsive to the rising edge of the clock signal CK at TO.
- a rising edge of the clock signal GCLK has the delay d2 from the rising edge of the system, clock signal SCLK_CMD, due to the delay 71 , equivalent to the delay d l at the buffer gate 73, in Fig. 5.
- the enable signal Rdi has a rising edge with the delay d3 from the rising edge of clock signal GCLK.
- the command delay line input signal RdClk has a delay d4 from the enable signal Rdi caused by the buffer gate 78.
- the enable signal Rdi may be reset by a burst end signal (not illustrated) after a read operation.
- the delay circuit 340 provides a delay of "tDec+ tSU" to the pointer input signals PI ⁇ 3:0> from the system clock signal SCLK_CMD.
- the pointer input signal PI ⁇ 0> has the delay of "tDec+ tSU" from the rising edge of the system clock signal SCLK CMD at TO.
- the pointer input signal PI ⁇ 0> has the delay tSU from the command delay line input signal RdClk that is a set up time of the command delay line input signal RdClk.
- a shift cycle parameter X in this example is three, which means that the RdCIkjshift signal has a three-cycle delay from a corresponding pulse of the system clock signal SCLK_CMD.
- the pointer output signal P() ⁇ 3> is activated just after the activation of the pointer input signal PI ⁇ 0>.
- the pointer output signals PO ⁇ 2>-PO ⁇ 0> may maintain an inactive state (e.g., at the logk low level).
- the RdClk_shift signal is activated responsive to the pointer output signal PO ⁇ 3>.
- Hie feedback clock signal SCLK DLL fb has a sum of a delay tIB at the clock input buffer 210, a delay tTREE at the TREE 290 and a delay tOB at the output buffer 295 from the DllClk,
- the N value in this example is five, which means that the feedback clock signal SCLK_DLL_fb signal has a five-cycle delay from the corresponding pulse of the system clock signal SCLK CMD.
- the delayed read signal RdDll is latched with the falling edge of the DLL clock signal DllClk in the QED circuit 260 after the delay Sine 240 having a delay tDL.
- the rising edges of the reference clock signal SCLKJDLL and rising edges of the clock-synchronized read signal RdCIkjshift can be in synchronized by the clock synchronizing circuit 231 as described earlier.
- the QED circuit 260 synchronizes the delayed read signal RdDll with the DLL clock signal DllClk by shifting the delayed read signal RdDll by a total of (CL-N-X) cycles.
- output data on DQ signal has a delay that is a total of "tTree+tOB+(CL-N-X)*T” from the DLL clock signal DllClk.
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Software Systems (AREA)
- Computer Hardware Design (AREA)
- Dram (AREA)
- Pulse Circuits (AREA)
Abstract
Description
Claims
Priority Applications (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP17790055.2A EP3449377B1 (en) | 2016-04-26 | 2017-03-22 | Methods and apparatuses including command delay adjustment circuit |
KR1020187034049A KR102213900B1 (en) | 2016-04-26 | 2017-03-22 | Apparatus and method comprising command delay control circuit |
KR1020217003383A KR102367967B1 (en) | 2016-04-26 | 2017-03-22 | Methods and apparatuses including command delay adjustment circuit |
CN201780026103.7A CN109074332B (en) | 2016-04-26 | 2017-03-22 | Apparatus for controlling latency on an input signal path |
EP22151223.9A EP4006904A1 (en) | 2016-04-26 | 2017-03-22 | Methods and apparatuses including memory command delay adjustment circuit |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/139,102 US9865317B2 (en) | 2016-04-26 | 2016-04-26 | Methods and apparatuses including command delay adjustment circuit |
US15/139,102 | 2016-04-26 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2017189127A1 true WO2017189127A1 (en) | 2017-11-02 |
Family
ID=60089689
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2017/023594 WO2017189127A1 (en) | 2016-04-26 | 2017-03-22 | Methods and apparatuses including command delay adjustment circuit |
Country Status (5)
Country | Link |
---|---|
US (3) | US9865317B2 (en) |
EP (2) | EP4006904A1 (en) |
KR (2) | KR102213900B1 (en) |
CN (2) | CN113903375A (en) |
WO (1) | WO2017189127A1 (en) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9997220B2 (en) | 2016-08-22 | 2018-06-12 | Micron Technology, Inc. | Apparatuses and methods for adjusting delay of command signal path |
US10193558B2 (en) | 2015-06-10 | 2019-01-29 | Micron Technology, Inc. | Clock signal and supply voltage variation tracking |
US10290336B2 (en) | 2016-04-26 | 2019-05-14 | Micron Technology, Inc. | Methods and apparatuses including command delay adjustment circuit |
US10658019B2 (en) | 2007-03-15 | 2020-05-19 | Micron Technology, Inc. | Circuit, system and method for controlling read latency |
US10797708B2 (en) | 2017-07-26 | 2020-10-06 | Micron Technology, Inc. | Apparatuses and methods for indirectly detecting phase variations |
Families Citing this family (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10020813B1 (en) * | 2017-01-09 | 2018-07-10 | Microsoft Technology Licensing, Llc | Scaleable DLL clocking system |
US10437514B2 (en) | 2017-10-02 | 2019-10-08 | Micron Technology, Inc. | Apparatuses and methods including memory commands for semiconductor memories |
US10467158B2 (en) * | 2017-11-29 | 2019-11-05 | Micron Technology, Inc. | Apparatuses and methods including memory commands for semiconductor memories |
US10360951B1 (en) | 2018-01-19 | 2019-07-23 | Micron Technology, Inc. | Internal write adjust for a memory device |
US10607671B2 (en) * | 2018-02-17 | 2020-03-31 | Micron Technology, Inc. | Timing circuit for command path in a memory device |
US10664432B2 (en) * | 2018-05-23 | 2020-05-26 | Micron Technology, Inc. | Semiconductor layered device with data bus inversion |
TWI682404B (en) * | 2018-10-12 | 2020-01-11 | 新唐科技股份有限公司 | Timing calibration system and method thereof |
US11079946B2 (en) | 2018-10-26 | 2021-08-03 | Micron Technology, Inc. | Write training in memory devices |
US10796737B1 (en) * | 2019-07-05 | 2020-10-06 | SK Hynix Inc. | Semiconductor apparatus capable of synchronizing command signal and clock signal, and operation method thereof |
US10902904B1 (en) * | 2019-09-11 | 2021-01-26 | Micron Technology, Inc. | Apparatuses and methods for providing multiphase clocks |
US10950291B1 (en) * | 2019-10-23 | 2021-03-16 | Micron Technology, Inc. | Apparatuses and methods to perform duty cycle adjustment with back-bias voltage |
US10892764B1 (en) * | 2020-08-14 | 2021-01-12 | Winbond Electronics Corp. | Delay locked loop device and update method thereof |
US11380395B2 (en) * | 2020-09-04 | 2022-07-05 | Micron Technology, Inc. | Access command delay using delay locked loop (DLL) circuitry |
CN116153362B (en) * | 2023-04-20 | 2023-08-25 | 浙江力积存储科技有限公司 | Delay feedback method and delay feedback storage structure for read latency counter |
CN117316227B (en) * | 2023-11-28 | 2024-03-12 | 浙江力积存储科技有限公司 | Read latency time delay feedback circuit and feedback method |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060250882A1 (en) | 2005-04-26 | 2006-11-09 | Micron Technology, Inc. | System and method for capturing data signals using a data strobe signal |
US20090219068A1 (en) * | 2008-02-28 | 2009-09-03 | Sony Corporation | Phase detector, phase comparator, and clock synchronizing device |
US20100054060A1 (en) * | 2007-03-29 | 2010-03-04 | Young-Jun Ku | Delay locked loop and semiconductor memory device with the same |
US20100052739A1 (en) | 2008-08-28 | 2010-03-04 | Elpida Memory, Inc | Device and control method of device |
US7675791B2 (en) * | 2005-08-29 | 2010-03-09 | Samsung Electronics Co., Ltd. | Synchronous memory device |
US20110228625A1 (en) * | 2009-04-01 | 2011-09-22 | Venkatraghavan Bringivijayaraghavan | Write command and write data timing circuit and methods for timing the same |
Family Cites Families (241)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4644248A (en) | 1985-10-23 | 1987-02-17 | Westinghouse Electric Corp. | Line fault tolerant synchronous timing reference generator for static VAR generators |
US5004933A (en) | 1986-06-02 | 1991-04-02 | Tektronix, Inc. | Phase-selectable flip-flop |
US5935253A (en) | 1991-10-17 | 1999-08-10 | Intel Corporation | Method and apparatus for powering down an integrated circuit having a core that operates at a speed greater than the bus frequency |
US5852640A (en) | 1995-06-26 | 1998-12-22 | Kliza; Phillip S. | Clock distribution apparatus with current sensed skew cancelling |
US5610558A (en) | 1995-11-03 | 1997-03-11 | Motorola, Inc. | Controlled tracking of oscillators in a circuit with multiple frequency sensitive elements |
JP3183184B2 (en) * | 1996-08-09 | 2001-07-03 | 日本電気株式会社 | Clock synchronous semiconductor memory device |
US5946244A (en) | 1997-03-05 | 1999-08-31 | Micron Technology, Inc. | Delay-locked loop with binary-coupled capacitor |
US6173432B1 (en) * | 1997-06-20 | 2001-01-09 | Micron Technology, Inc. | Method and apparatus for generating a sequence of clock signals |
JP3251882B2 (en) | 1997-08-13 | 2002-01-28 | 株式会社東芝 | Semiconductor storage device |
JPH11110065A (en) | 1997-10-03 | 1999-04-23 | Mitsubishi Electric Corp | Internal clock signal generating circuit |
JPH11316617A (en) | 1998-05-01 | 1999-11-16 | Mitsubishi Electric Corp | Semiconductor circuit device |
JP4036531B2 (en) * | 1998-05-27 | 2008-01-23 | 富士通株式会社 | Semiconductor integrated circuit |
US6327318B1 (en) | 1998-06-30 | 2001-12-04 | Mosaid Technologies Incorporated | Process, voltage, temperature independent switched delay compensation scheme |
US6459313B1 (en) | 1998-09-18 | 2002-10-01 | Lsi Logic Corporation | IO power management: synchronously regulated output skew |
JP3271591B2 (en) | 1998-09-30 | 2002-04-02 | 日本電気株式会社 | Semiconductor storage device |
JP3708729B2 (en) * | 1998-11-18 | 2005-10-19 | 富士通株式会社 | Semiconductor memory device |
JP3973308B2 (en) * | 1998-11-27 | 2007-09-12 | 富士通株式会社 | Integrated circuit device incorporating a self-timing control circuit |
KR100499623B1 (en) * | 1998-12-24 | 2005-09-26 | 주식회사 하이닉스반도체 | Internal command signal generator and its method |
US6470060B1 (en) * | 1999-03-01 | 2002-10-22 | Micron Technology, Inc. | Method and apparatus for generating a phase dependent control signal |
JP2001023372A (en) * | 1999-05-06 | 2001-01-26 | Mitsubishi Electric Corp | Synchronous semiconductor memory |
KR100311974B1 (en) * | 1999-06-15 | 2001-11-02 | 윤종용 | Internal clock generating circuit for use in synchronous type semiconductor memory device and internal clock generating method |
US6763416B1 (en) | 1999-07-29 | 2004-07-13 | Micron Technology, Inc. | Capturing read data |
US6275077B1 (en) | 1999-08-31 | 2001-08-14 | Sun Microsystems, Inc. | Method and apparatus for programmable adjustment of bus driver propagation times |
JP2001118383A (en) | 1999-10-20 | 2001-04-27 | Fujitsu Ltd | Dynamic memory circuit performing automatic refreshment |
JP4315552B2 (en) | 1999-12-24 | 2009-08-19 | 株式会社ルネサステクノロジ | Semiconductor integrated circuit device |
US6868504B1 (en) | 2000-08-31 | 2005-03-15 | Micron Technology, Inc. | Interleaved delay line for phase locked and delay locked loops |
JP2002124873A (en) | 2000-10-18 | 2002-04-26 | Mitsubishi Electric Corp | Semiconductor device |
KR100401490B1 (en) * | 2000-10-31 | 2003-10-11 | 주식회사 하이닉스반도체 | Row buffers circuit for semiconductor memory device |
US7061941B1 (en) | 2000-11-28 | 2006-06-13 | Winbond Electronics Corporation America | Data input and output circuits for multi-data rate operation |
US6424592B1 (en) | 2000-11-30 | 2002-07-23 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor integrated circuit having circuit for correcting data output timing |
KR100490657B1 (en) * | 2000-12-30 | 2005-05-24 | 주식회사 하이닉스반도체 | Variable control Apparatus of Memory Drivability and its method |
KR100578233B1 (en) * | 2000-12-30 | 2006-05-12 | 주식회사 하이닉스반도체 | Variable control apparatus of data input/output in synchronous semiconductor memory device |
US6438060B1 (en) | 2001-02-12 | 2002-08-20 | Micron Technology, Inc. | Method of reducing standby current during power down mode |
DE10117382B4 (en) | 2001-04-06 | 2006-04-06 | Infineon Technologies Ag | Circuit arrangement and sensor device |
US20020184577A1 (en) | 2001-05-29 | 2002-12-05 | James Chow | Precision closed loop delay line for wide frequency data recovery |
US7058799B2 (en) | 2001-06-19 | 2006-06-06 | Micron Technology, Inc. | Apparatus and method for clock domain crossing with integrated decode |
KR100422572B1 (en) | 2001-06-30 | 2004-03-12 | 주식회사 하이닉스반도체 | Register controlled delay locked loop and semiconductor device having the same |
US6556489B2 (en) | 2001-08-06 | 2003-04-29 | Micron Technology, Inc. | Method and apparatus for determining digital delay line entry point |
JP4694067B2 (en) | 2001-09-28 | 2011-06-01 | 富士通セミコンダクター株式会社 | Semiconductor memory device |
ATE477634T1 (en) | 2001-10-22 | 2010-08-15 | Rambus Inc | PHASE ADJUSTING DEVICE AND METHOD FOR A MEMORY COMPONENT SIGNALING SYSTEM |
JP2003228979A (en) | 2002-02-05 | 2003-08-15 | Mitsubishi Electric Corp | Semiconductor memory device |
US6988218B2 (en) | 2002-02-11 | 2006-01-17 | Micron Technology, Inc. | System and method for power saving delay locked loop control by selectively locking delay interval |
DE10208716B4 (en) | 2002-02-28 | 2009-03-19 | Qimonda Ag | Control circuit for an S-DRAM |
US7135903B2 (en) | 2002-09-03 | 2006-11-14 | Rambus Inc. | Phase jumping locked loop circuit |
US6759881B2 (en) | 2002-03-22 | 2004-07-06 | Rambus Inc. | System with phase jumping locked loop circuit |
KR100459709B1 (en) | 2002-04-03 | 2004-12-04 | 삼성전자주식회사 | Serializer-deserializer circuit having enough set up and hold time margin |
US7319728B2 (en) | 2002-05-16 | 2008-01-15 | Micron Technology, Inc. | Delay locked loop with frequency control |
KR100507875B1 (en) | 2002-06-28 | 2005-08-18 | 주식회사 하이닉스반도체 | Clock Divider in Delay Locked Loop and its method |
DE10229460B3 (en) | 2002-07-01 | 2004-01-29 | Texas Instruments Deutschland Gmbh | Voltage follower and ASK demodulator with one voltage follower |
US6885252B2 (en) | 2002-07-09 | 2005-04-26 | Mediatex Inc. | Clock recovery circuit capable of automatically adjusting frequency range of a VCO |
US7298667B2 (en) | 2002-07-10 | 2007-11-20 | Samsung Electronic Co., Ltd. | Latency control circuit and method of latency control |
JP2004046686A (en) | 2002-07-15 | 2004-02-12 | Renesas Technology Corp | Circuit for generating clock |
US6744285B2 (en) | 2002-08-08 | 2004-06-01 | Agilent Technologies, Inc. | Method and apparatus for synchronously transferring data across multiple clock domains |
US7082546B2 (en) | 2002-08-12 | 2006-07-25 | Broadcom Corporation | Low-speed DLL employing a digital phase interpolator based upon a high-speed clock |
US6687185B1 (en) | 2002-08-29 | 2004-02-03 | Micron Technology, Inc. | Method and apparatus for setting and compensating read latency in a high speed DRAM |
US7269754B2 (en) | 2002-12-30 | 2007-09-11 | Intel Corporation | Method and apparatus for flexible and programmable clock crossing control with dynamic compensation |
US7336752B2 (en) | 2002-12-31 | 2008-02-26 | Mosaid Technologies Inc. | Wide frequency range delay locked loop |
US6762974B1 (en) | 2003-03-18 | 2004-07-13 | Micron Technology, Inc. | Method and apparatus for establishing and maintaining desired read latency in high-speed DRAM |
KR100522433B1 (en) | 2003-04-29 | 2005-10-20 | 주식회사 하이닉스반도체 | Domain crossing circuit |
DE10319158A1 (en) | 2003-04-29 | 2004-11-25 | Infineon Technologies Ag | Flexible deactivation of row memory lines in dynamic memory components, especially RLDRAM components, whereby a device is used to selectively delay deactivation of a memory row address |
US8374075B2 (en) | 2006-06-27 | 2013-02-12 | John W. Bogdan | Phase and frequency recovery techniques |
JP3859624B2 (en) | 2003-07-31 | 2006-12-20 | エルピーダメモリ株式会社 | Delay circuit and delay locked loop device |
DE112004001415T5 (en) | 2003-07-31 | 2006-06-29 | Advantest Corporation | Clock transmission device and tester |
US6930932B2 (en) | 2003-08-27 | 2005-08-16 | Hewlett-Packard Development Company, L.P. | Data signal reception latch control using clock aligned relative to strobe signal |
TWI220351B (en) | 2003-09-09 | 2004-08-11 | Sunplus Technology Co Ltd | Automatic threshold control circuit and a signal transform circuit and method apply thereof |
JP4326294B2 (en) * | 2003-09-16 | 2009-09-02 | 株式会社ルネサステクノロジ | Semiconductor memory device |
US6839288B1 (en) | 2003-11-12 | 2005-01-04 | Infineon Technologies Ag | Latch scheme with invalid command detector |
TWI289388B (en) | 2003-12-12 | 2007-11-01 | Hon Hai Prec Ind Co Ltd | Command line interface system and the method of control |
KR100515068B1 (en) | 2003-12-19 | 2005-09-16 | 주식회사 하이닉스반도체 | Circuit for operating on die termination in semiconductor memory device and its method |
US7111185B2 (en) | 2003-12-23 | 2006-09-19 | Micron Technology, Inc. | Synchronization device with delay line control circuit to control amount of delay added to input signal and tuning elements to receive signal form delay circuit |
KR100521049B1 (en) | 2003-12-30 | 2005-10-11 | 주식회사 하이닉스반도체 | Write circuit of the Double Data Rate Synchronous DRAM |
US7109760B1 (en) | 2004-01-05 | 2006-09-19 | Integrated Device Technology, Inc. | Delay-locked loop (DLL) integrated circuits that support efficient phase locking of clock signals having non-unity duty cycles |
TWI267871B (en) | 2004-01-10 | 2006-12-01 | Hynix Semiconductor Inc | Domain crossing device |
KR100557580B1 (en) | 2004-02-23 | 2006-03-03 | 주식회사 하이닉스반도체 | Clock duty ratio correction circuit |
DE102004025900A1 (en) | 2004-05-27 | 2005-12-22 | Infineon Technologies Ag | Read latency control circuit |
US7268605B2 (en) | 2004-06-14 | 2007-09-11 | Rambus, Inc. | Technique for operating a delay circuit |
US7660187B2 (en) | 2004-08-04 | 2010-02-09 | Micron Technology, Inc. | Method and apparatus for initialization of read latency tracking circuit in high-speed DRAM |
US7065001B2 (en) | 2004-08-04 | 2006-06-20 | Micron Technology, Inc. | Method and apparatus for initialization of read latency tracking circuit in high-speed DRAM |
US7221201B2 (en) | 2004-08-11 | 2007-05-22 | Micron Technology, Inc. | Fast-locking digital phase locked loop |
US7084680B2 (en) | 2004-08-31 | 2006-08-01 | Micron Technology, Inc. | Method and apparatus for timing domain crossing |
US7157948B2 (en) | 2004-09-10 | 2007-01-02 | Lsi Logic Corporation | Method and apparatus for calibrating a delay line |
DE102004044721B4 (en) | 2004-09-15 | 2013-11-14 | Qimonda Ag | Self-test for the phase position of the data read clock signal DQS |
US20060062341A1 (en) | 2004-09-20 | 2006-03-23 | Edmondson John H | Fast-lock clock-data recovery system |
JP4762520B2 (en) * | 2004-09-28 | 2011-08-31 | 富士通セミコンダクター株式会社 | Semiconductor integrated circuit |
WO2006038829A1 (en) | 2004-09-29 | 2006-04-13 | Intel Corporation | Iterative decoding with buffering and restoring intermediate decoder states |
US7046060B1 (en) | 2004-10-27 | 2006-05-16 | Infineon Technologies, Ag | Method and apparatus compensating for frequency drift in a delay locked loop |
DE102004052268B4 (en) | 2004-10-27 | 2016-03-24 | Polaris Innovations Ltd. | Semiconductor memory system and method for data transmission between a memory controller and a semiconductor memory |
KR100624296B1 (en) | 2004-11-08 | 2006-09-19 | 주식회사 하이닉스반도체 | Semiconductor memory device |
US7591851B2 (en) | 2004-12-13 | 2009-09-22 | Kyphon Sarl | Inter-cervical facet implant and method |
US7826579B2 (en) | 2005-02-11 | 2010-11-02 | International Business Machines Corporation | Method and apparatus for generating synchronization signals for synchronizing multiple chips in a system |
US7209396B2 (en) | 2005-02-28 | 2007-04-24 | Infineon Technologies Ag | Data strobe synchronization for DRAM devices |
US7428284B2 (en) | 2005-03-14 | 2008-09-23 | Micron Technology, Inc. | Phase detector and method providing rapid locking of delay-lock loops |
KR100673904B1 (en) | 2005-04-30 | 2007-01-25 | 주식회사 하이닉스반도체 | Semiconductor memory device |
KR100755371B1 (en) | 2005-05-03 | 2007-09-04 | 삼성전자주식회사 | Semiconductor memory device and data output strobe signal generating method thereof |
US7170819B2 (en) | 2005-05-04 | 2007-01-30 | Infineon Technologies Ag | Integrated semiconductor memory device for synchronizing a signal with a clock signal |
US7355464B2 (en) | 2005-05-09 | 2008-04-08 | Micron Technology, Inc. | Apparatus and method for controlling a delay- or phase-locked loop as a function of loop frequency |
US7471130B2 (en) | 2005-05-19 | 2008-12-30 | Micron Technology, Inc. | Graduated delay line for increased clock skew correction circuit operating range |
US7187599B2 (en) | 2005-05-25 | 2007-03-06 | Infineon Technologies North America Corp. | Integrated circuit chip having a first delay circuit trimmed via a second delay circuit |
US7158443B2 (en) | 2005-06-01 | 2007-01-02 | Micron Technology, Inc. | Delay-lock loop and method adapting itself to operate over a wide frequency range |
US9794096B2 (en) | 2005-06-27 | 2017-10-17 | John W. Bogdan | Direct synchronization of synthesized clock |
US20070033427A1 (en) | 2005-07-19 | 2007-02-08 | International Business Machines Corporation | Power efficient cycle stealing |
US7279946B2 (en) | 2005-08-30 | 2007-10-09 | Infineon Technologies Ag | Clock controller with integrated DLL and DCC |
US7489172B2 (en) | 2005-09-29 | 2009-02-10 | Hynix Semiconductor Inc. | DLL driver control circuit |
US7451338B2 (en) | 2005-09-30 | 2008-11-11 | Intel Corporation | Clock domain crossing |
US7227809B2 (en) | 2005-10-14 | 2007-06-05 | Micron Technology, Inc. | Clock generator having a delay locked loop and duty cycle correction circuit in a parallel configuration |
KR100732194B1 (en) | 2005-10-17 | 2007-06-27 | 삼성전자주식회사 | Memory module, memory system and method for controlling thereof |
JP4828203B2 (en) | 2005-10-20 | 2011-11-30 | エルピーダメモリ株式会社 | Synchronous semiconductor memory device |
JP2007122807A (en) | 2005-10-27 | 2007-05-17 | Elpida Memory Inc | Semiconductor storage device and its adjustment method |
US7609584B2 (en) | 2005-11-19 | 2009-10-27 | Samsung Electronics Co., Ltd. | Latency control circuit and method thereof and an auto-precharge control circuit and method thereof |
US7355920B2 (en) * | 2006-02-16 | 2008-04-08 | Micron Technology, Inc. | Write latency tracking using a delay lock loop in a synchronous DRAM |
US7698589B2 (en) | 2006-03-21 | 2010-04-13 | Mediatek Inc. | Memory controller and device with data strobe calibration |
KR100822578B1 (en) | 2006-04-18 | 2008-04-15 | 주식회사 하이닉스반도체 | Write scheme of semiconductor memory device |
US7970090B1 (en) | 2006-04-18 | 2011-06-28 | Xilinx, Inc. | Method and apparatus for a self-synchronizing system |
KR100805004B1 (en) | 2006-06-15 | 2008-02-20 | 주식회사 하이닉스반도체 | Data strobe signal generator for generating data strobe signal based on adjustable preamble value and semiconductor memory device with the same |
KR100811263B1 (en) | 2006-06-29 | 2008-03-07 | 주식회사 하이닉스반도체 | DCC circuit and DLL circuit with DCC |
KR100746229B1 (en) | 2006-07-07 | 2007-08-03 | 삼성전자주식회사 | Semiconductor memory device |
KR100752671B1 (en) | 2006-09-06 | 2007-08-29 | 삼성전자주식회사 | Apparatus and method for generating latency signal by using latency latches of m row n column |
KR100808053B1 (en) | 2006-09-29 | 2008-02-28 | 주식회사 하이닉스반도체 | Delay selecting circuit for memory device |
US20080082707A1 (en) | 2006-09-29 | 2008-04-03 | Synfora, Inc. | Non-blocking bus controller for a pipelined, variable latency, hierarchical bus with point-to-point first-in first-out ordering |
KR100818099B1 (en) | 2006-09-29 | 2008-03-31 | 주식회사 하이닉스반도체 | Data output control circuit and data output control method |
US7671648B2 (en) | 2006-10-27 | 2010-03-02 | Micron Technology, Inc. | System and method for an accuracy-enhanced DLL during a measure initialization mode |
US8045406B2 (en) | 2006-10-31 | 2011-10-25 | Samsung Electronics Co., Ltd. | Latency circuit using division method related to CAS latency and semiconductor memory device |
KR100834393B1 (en) | 2006-10-31 | 2008-06-04 | 주식회사 하이닉스반도체 | Clock Data Recovery Device |
KR100832007B1 (en) | 2006-10-31 | 2008-05-26 | 주식회사 하이닉스반도체 | Semiconductor memory device and operation method thereof |
US7593273B2 (en) | 2006-11-06 | 2009-09-22 | Altera Corporation | Read-leveling implementations for DDR3 applications on an FPGA |
US7590008B1 (en) | 2006-11-06 | 2009-09-15 | Altera Corporation | PVT compensated auto-calibration scheme for DDR3 |
US7975162B2 (en) | 2006-11-28 | 2011-07-05 | Samsung Electronics Co., Ltd. | Apparatus for aligning input data in semiconductor memory device |
US20080137471A1 (en) | 2006-12-07 | 2008-06-12 | Josef Schnell | Memory with clock distribution options |
JP4297159B2 (en) | 2006-12-08 | 2009-07-15 | ソニー株式会社 | Flip-flop and semiconductor integrated circuit |
US7541851B2 (en) | 2006-12-11 | 2009-06-02 | Micron Technology, Inc. | Control of a variable delay line using line entry point to modify line power supply voltage |
US7716510B2 (en) | 2006-12-19 | 2010-05-11 | Micron Technology, Inc. | Timing synchronization circuit with loop counter |
US7459949B2 (en) | 2007-01-30 | 2008-12-02 | Mosaid Technologies Incorporated | Phase detector circuit and method therefor |
KR100866958B1 (en) | 2007-02-08 | 2008-11-05 | 삼성전자주식회사 | Method and apparatus for controlling read latency in high speed DRAM |
US7443216B2 (en) | 2007-02-20 | 2008-10-28 | Micron Technology, Inc. | Trimmable delay locked loop circuitry with improved initialization characteristics |
KR100871704B1 (en) | 2007-02-27 | 2008-12-05 | 삼성전자주식회사 | On-Die Termination circuit of semiconductor memory device, method for controlling the same and ODT synchronous buffer |
US7656745B2 (en) | 2007-03-15 | 2010-02-02 | Micron Technology, Inc. | Circuit, system and method for controlling read latency |
KR100920830B1 (en) | 2007-04-11 | 2009-10-08 | 주식회사 하이닉스반도체 | Write Control Signal Generation Circuit And Semiconductor Memory Apparatus Using The Same And Operation Method Thereof |
US7643334B1 (en) | 2007-04-26 | 2010-01-05 | Super Talent Electronics, Inc. | High-speed controller for phase-change memory peripheral device |
JP2009020932A (en) | 2007-07-10 | 2009-01-29 | Elpida Memory Inc | Latency counter and semiconductor storage having the same, and data processing system |
KR100853468B1 (en) | 2007-07-12 | 2008-08-21 | 주식회사 하이닉스반도체 | Semiconductor memory device having on-die-termination device and operation method |
US7885365B2 (en) | 2007-08-31 | 2011-02-08 | International Business Machines Corporation | Low-power, low-area high-speed receiver architecture |
US7913103B2 (en) | 2007-08-31 | 2011-03-22 | Globalfoundries Inc. | Method and apparatus for clock cycle stealing |
US8116415B2 (en) | 2007-10-02 | 2012-02-14 | Panasonic Corporation | Semiconductor integrated circuit, communication apparatus, information playback apparatus, image display apparatus, electronic apparatus, electronic control apparatus and mobile apparatus |
JP5228468B2 (en) * | 2007-12-17 | 2013-07-03 | 富士通セミコンダクター株式会社 | System device and method of operating system device |
KR100948094B1 (en) * | 2007-12-26 | 2010-03-16 | 주식회사 하이닉스반도체 | Control circuit for data output |
TWI351181B (en) | 2007-12-26 | 2011-10-21 | Altek Corp | Serial/parallel conversion apparatus and method thereof |
KR20090074969A (en) | 2008-01-03 | 2009-07-08 | 삼성전자주식회사 | Semiconductor memory device for controlling latency |
JP4438877B2 (en) | 2008-03-12 | 2010-03-24 | ソニー株式会社 | COMMUNICATION SYSTEM, RECEPTION DEVICE, AND RECEPTION METHOD |
GB0805812D0 (en) | 2008-03-31 | 2008-04-30 | Cambridge Silicon Radio Ltd | Phase locked loop modulation |
US7864623B2 (en) | 2008-05-22 | 2011-01-04 | Elpida Memory, Inc. | Semiconductor device having latency counter |
US7715272B2 (en) | 2008-05-22 | 2010-05-11 | Elpida Memory, Inc. | Semiconductor device having latency counter |
US8754683B2 (en) | 2008-06-18 | 2014-06-17 | Micron Technology, Inc. | Locked-loop quiescence apparatus, systems, and methods |
KR100936806B1 (en) | 2008-07-03 | 2010-01-14 | 주식회사 하이닉스반도체 | Circuit and method for Domain crossing |
US8141024B2 (en) | 2008-09-04 | 2012-03-20 | Synopsys, Inc. | Temporally-assisted resource sharing in electronic systems |
US8171335B2 (en) | 2008-09-16 | 2012-05-01 | Mediatek Inc. | Clock timing calibration circuit and clock timing calibration method for calibrating phase difference between different clock signals and related analog-to-digital conversion system using the same |
US7876640B2 (en) | 2008-09-23 | 2011-01-25 | Micron Technology, Inc. | Control voltage tracking circuits, methods for recording a control voltage for a clock synchronization circuit and methods for setting a voltage controlled delay |
WO2010035309A1 (en) | 2008-09-24 | 2010-04-01 | 株式会社アドバンテスト | Delay circuit, timing generator using same, and test device |
US7872924B2 (en) | 2008-10-28 | 2011-01-18 | Micron Technology, Inc. | Multi-phase duty-cycle corrected clock signal generator and memory having same |
KR20100055105A (en) | 2008-11-17 | 2010-05-26 | 삼성전자주식회사 | Phase-change random access memory device |
JP2010123164A (en) | 2008-11-18 | 2010-06-03 | Elpida Memory Inc | Semiconductor storage device and control method thereof |
US7715260B1 (en) | 2008-12-01 | 2010-05-11 | United Microelectronics Corp. | Operating voltage tuning method for static random access memory |
KR101050404B1 (en) | 2008-12-04 | 2011-07-19 | 주식회사 하이닉스반도체 | Pipe latch circuit and its driving method |
CN101752009B (en) | 2008-12-16 | 2013-04-17 | 联华电子股份有限公司 | Adjusting method for operating voltage of SRAM (static random access memory) |
US8013654B1 (en) | 2008-12-17 | 2011-09-06 | Mediatek Inc. | Clock generator, pulse generator utilizing the clock generator, and methods thereof |
JP2010152968A (en) | 2008-12-25 | 2010-07-08 | Elpida Memory Inc | Semiconductor memory device |
US8281101B2 (en) | 2008-12-27 | 2012-10-02 | Intel Corporation | Dynamic random access memory with shadow writes |
KR100985410B1 (en) | 2008-12-30 | 2010-10-06 | 주식회사 하이닉스반도체 | Semiconductor device |
US7928782B2 (en) | 2009-01-28 | 2011-04-19 | Micron Technology, Inc. | Digital locked loops and methods with configurable operating parameters |
JP2010182350A (en) | 2009-02-03 | 2010-08-19 | Renesas Electronics Corp | Semiconductor memory device |
JP2010192030A (en) | 2009-02-17 | 2010-09-02 | Elpida Memory Inc | Semiconductor memory device, memory module including the same, and data processing system |
JP2010192031A (en) | 2009-02-17 | 2010-09-02 | Elpida Memory Inc | Semiconductor memory device, memory module including the same, and data processing system |
US7948817B2 (en) | 2009-02-27 | 2011-05-24 | International Business Machines Corporation | Advanced memory device having reduced power and improved performance |
KR20100102817A (en) | 2009-03-12 | 2010-09-27 | 삼성전자주식회사 | Control signal driving circuit in semiconductor device |
JP2010219751A (en) | 2009-03-16 | 2010-09-30 | Elpida Memory Inc | Semiconductor device |
US8144529B2 (en) | 2009-03-31 | 2012-03-27 | Intel Corporation | System and method for delay locked loop relock mode |
JP5197485B2 (en) | 2009-05-22 | 2013-05-15 | ルネサスエレクトロニクス株式会社 | PLL circuit |
JP2011009922A (en) | 2009-06-24 | 2011-01-13 | Elpida Memory Inc | Dll circuit and semiconductor device having the same |
US8004884B2 (en) | 2009-07-31 | 2011-08-23 | International Business Machines Corporation | Iterative write pausing techniques to improve read latency of memory systems |
KR101585213B1 (en) | 2009-08-18 | 2016-01-13 | 삼성전자주식회사 | Control method and write leveling method of memory device and memory controller memory device and memory system performing write leveling operations |
US8307270B2 (en) | 2009-09-03 | 2012-11-06 | International Business Machines Corporation | Advanced memory device having improved performance, reduced power and increased reliability |
JP2011060364A (en) | 2009-09-08 | 2011-03-24 | Elpida Memory Inc | Clock generating circuit and semiconductor device including the same, and data processing system |
JP2011061457A (en) | 2009-09-09 | 2011-03-24 | Elpida Memory Inc | Clock generating circuit, semiconductor device including the same, and data processing system |
KR101030275B1 (en) | 2009-10-30 | 2011-04-20 | 주식회사 하이닉스반도체 | Duty cycle correcting circuit and clock correcting circuit including the same |
KR20110052941A (en) | 2009-11-13 | 2011-05-19 | 삼성전자주식회사 | Semiconductor device having additive latency |
KR101094402B1 (en) * | 2009-12-29 | 2011-12-15 | 주식회사 하이닉스반도체 | Semiconductor device and semiconductor system including semiconductor device |
KR101043722B1 (en) | 2010-02-04 | 2011-06-27 | 주식회사 하이닉스반도체 | Latency control circuit and semiconductor memory device including the same |
US8291126B2 (en) | 2010-03-23 | 2012-10-16 | Spansion Llc | Variable read latency on a serial memory bus |
US8560796B2 (en) | 2010-03-29 | 2013-10-15 | Freescale Semiconductor, Inc. | Scheduling memory access requests using predicted memory timing and state information |
KR101076889B1 (en) * | 2010-04-06 | 2011-10-25 | 주식회사 하이닉스반도체 | data output control circuit |
US8433028B2 (en) | 2010-06-07 | 2013-04-30 | Silicon Laboratories Inc. | Latency locked loop circuit for driving a buffer circuit |
US8179174B2 (en) | 2010-06-15 | 2012-05-15 | Mstar Semiconductor, Inc. | Fast phase locking system for automatically calibrated fractional-N PLL |
US8522067B2 (en) | 2010-06-17 | 2013-08-27 | Stmicroelectronics, Inc. | Variable latency interface for read/write channels |
TWI414207B (en) | 2010-07-16 | 2013-11-01 | Macroblock Inc | Serial controller and serial bi-directional controller |
US9098438B2 (en) | 2010-09-30 | 2015-08-04 | Texas Instruments Incorporated | Synchronized voltage scaling and device calibration |
US8645637B2 (en) | 2010-11-16 | 2014-02-04 | Micron Technology, Inc. | Interruption of write memory operations to provide faster read access in a serial interface memory |
JP5642524B2 (en) | 2010-12-13 | 2014-12-17 | ピーエスフォー ルクスコ エスエイアールエルPS4 Luxco S.a.r.l. | Semiconductor device |
KR101201872B1 (en) | 2011-02-22 | 2012-11-15 | 에스케이하이닉스 주식회사 | Phase control circuit |
US8984320B2 (en) | 2011-03-29 | 2015-03-17 | Micron Technology, Inc. | Command paths, apparatuses and methods for providing a command to a data block |
US8509011B2 (en) | 2011-04-25 | 2013-08-13 | Micron Technology, Inc. | Command paths, apparatuses, memories, and methods for providing internal commands to a data path |
US8749313B2 (en) | 2011-06-03 | 2014-06-10 | St-Ericsson Sa | Correction of low accuracy clock |
US8552783B2 (en) | 2011-06-10 | 2013-10-08 | International Business Machines Corporation | Programmable delay generator and cascaded interpolator |
US8368445B2 (en) | 2011-07-01 | 2013-02-05 | Faraday Technology Corp. | Delay-locked loop |
US8643409B2 (en) | 2011-07-01 | 2014-02-04 | Rambus Inc. | Wide-range clock multiplier |
FR2978258B1 (en) | 2011-07-21 | 2013-08-30 | Inside Secure | METHOD AND CIRCUIT FOR ADJUSTING A CLOCK FREQUENCY |
KR101839892B1 (en) * | 2011-11-29 | 2018-03-19 | 에스케이하이닉스 주식회사 | Pipe Latch Control Circuit And Semiconductor Integrated Circuit Using the same |
JP2013118033A (en) | 2011-12-05 | 2013-06-13 | Elpida Memory Inc | Semiconductor device |
US9876491B2 (en) | 2011-12-15 | 2018-01-23 | Intel Corporation | Apparatus, system, and method for re-synthesizing a clock signal |
US8788896B2 (en) | 2012-01-11 | 2014-07-22 | Lsi Corporation | Scan chain lockup latch with data input control responsive to scan enable signal |
US8552776B2 (en) | 2012-02-01 | 2013-10-08 | Micron Technology, Inc. | Apparatuses and methods for altering a forward path delay of a signal path |
JP2013222997A (en) | 2012-04-13 | 2013-10-28 | Ps4 Luxco S A R L | Semiconductor device |
US9166579B2 (en) | 2012-06-01 | 2015-10-20 | Micron Technology, Inc. | Methods and apparatuses for shifting data signals to match command signal delay |
US8717078B2 (en) | 2012-06-13 | 2014-05-06 | Arm Limited | Sequential latching device with elements to increase hold times on the diagnostic data path |
US9054675B2 (en) | 2012-06-22 | 2015-06-09 | Micron Technology, Inc. | Apparatuses and methods for adjusting a minimum forward path delay of a signal path |
US8536915B1 (en) | 2012-07-02 | 2013-09-17 | Qualcomm Incorporated | Low-noise and low-reference spur frequency multiplying delay lock-loop |
US9001594B2 (en) | 2012-07-06 | 2015-04-07 | Micron Technology, Inc. | Apparatuses and methods for adjusting a path delay of a command path |
US9329623B2 (en) | 2012-08-22 | 2016-05-03 | Micron Technology, Inc. | Apparatuses, integrated circuits, and methods for synchronizing data signals with a command signal |
US8913448B2 (en) | 2012-10-25 | 2014-12-16 | Micron Technology, Inc. | Apparatuses and methods for capturing data in a memory |
US8780655B1 (en) | 2012-12-24 | 2014-07-15 | Arm Limited | Method and apparatus for aligning a clock signal and a data strobe signal in a memory system |
US9443565B2 (en) | 2013-03-29 | 2016-09-13 | Samsung Electronics Co., Ltd. | Semiconductor memory device with a delay locked loop circuit and a method for controlling an operation thereof |
US9293986B2 (en) | 2013-05-17 | 2016-03-22 | Cirrus Logic, Inc. | Reducing kickback current to power supply during charge pump mode transitions |
US9053815B2 (en) | 2013-05-28 | 2015-06-09 | Nanya Technology Corporation | Circuit in dynamic random access memory devices |
JP2015076711A (en) | 2013-10-08 | 2015-04-20 | マイクロン テクノロジー, インク. | Semiconductor device |
EP2884658A1 (en) | 2013-12-16 | 2015-06-17 | Telefonaktiebolaget L M Ericsson (publ) | Oscillator circuit |
US9508417B2 (en) | 2014-02-20 | 2016-11-29 | Micron Technology, Inc. | Methods and apparatuses for controlling timing paths and latency based on a loop delay |
KR20150106092A (en) | 2014-03-11 | 2015-09-21 | 에스케이하이닉스 주식회사 | Latency control circuit and semiconductor apparatus using the same |
KR102001691B1 (en) | 2014-03-13 | 2019-07-18 | 에스케이하이닉스 주식회사 | Delay Locked Loop |
US9508409B2 (en) | 2014-04-16 | 2016-11-29 | Micron Technology, Inc. | Apparatuses and methods for implementing masked write commands |
US9530473B2 (en) | 2014-05-22 | 2016-12-27 | Micron Technology, Inc. | Apparatuses and methods for timing provision of a command to input circuitry |
US9413364B2 (en) | 2014-07-09 | 2016-08-09 | Intel Corporation | Apparatus and method for clock synchronization for inter-die synchronized data transfer |
US9531363B2 (en) | 2015-04-28 | 2016-12-27 | Micron Technology, Inc. | Methods and apparatuses including command latency control circuit |
US9813067B2 (en) | 2015-06-10 | 2017-11-07 | Micron Technology, Inc. | Clock signal and supply voltage variation tracking |
DE102015216479A1 (en) | 2015-08-28 | 2017-03-02 | Robert Bosch Gmbh | Method and apparatus for determining a sensor coil inductance |
US9865317B2 (en) | 2016-04-26 | 2018-01-09 | Micron Technology, Inc. | Methods and apparatuses including command delay adjustment circuit |
US9601170B1 (en) | 2016-04-26 | 2017-03-21 | Micron Technology, Inc. | Apparatuses and methods for adjusting a delay of a command signal path |
JP6906911B2 (en) | 2016-08-18 | 2021-07-21 | シナプティクス・ジャパン合同会社 | Semiconductor devices, data transmission systems, and operating methods of semiconductor devices |
US9997220B2 (en) | 2016-08-22 | 2018-06-12 | Micron Technology, Inc. | Apparatuses and methods for adjusting delay of command signal path |
US10241537B2 (en) | 2017-06-14 | 2019-03-26 | Apple Inc. | Digital on-chip duty cycle monitoring device |
US10224938B2 (en) | 2017-07-26 | 2019-03-05 | Micron Technology, Inc. | Apparatuses and methods for indirectly detecting phase variations |
US11619719B2 (en) | 2018-02-01 | 2023-04-04 | Anacapa Semiconductor, Inc. | Time coherent network |
US10911171B2 (en) | 2018-02-01 | 2021-02-02 | Anacapa Semiconductor, Inc. | High precision multi-chip clock synchronization |
US11480514B2 (en) | 2018-05-25 | 2022-10-25 | Anacapa Semiconductor, Inc. | Fluorescence lifetime imaging (FLIM) and flow cytometry applications for a time synchronized sensor network |
-
2016
- 2016-04-26 US US15/139,102 patent/US9865317B2/en active Active
-
2017
- 2017-03-22 EP EP22151223.9A patent/EP4006904A1/en not_active Withdrawn
- 2017-03-22 KR KR1020187034049A patent/KR102213900B1/en active IP Right Grant
- 2017-03-22 CN CN202111203014.XA patent/CN113903375A/en active Pending
- 2017-03-22 CN CN201780026103.7A patent/CN109074332B/en active Active
- 2017-03-22 KR KR1020217003383A patent/KR102367967B1/en active IP Right Grant
- 2017-03-22 EP EP17790055.2A patent/EP3449377B1/en active Active
- 2017-03-22 WO PCT/US2017/023594 patent/WO2017189127A1/en active Application Filing
- 2017-05-15 US US15/595,056 patent/US10290336B2/en active Active
-
2018
- 2018-08-21 US US16/107,909 patent/US10755758B2/en active Active
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060250882A1 (en) | 2005-04-26 | 2006-11-09 | Micron Technology, Inc. | System and method for capturing data signals using a data strobe signal |
US7675791B2 (en) * | 2005-08-29 | 2010-03-09 | Samsung Electronics Co., Ltd. | Synchronous memory device |
US20100054060A1 (en) * | 2007-03-29 | 2010-03-04 | Young-Jun Ku | Delay locked loop and semiconductor memory device with the same |
US20090219068A1 (en) * | 2008-02-28 | 2009-09-03 | Sony Corporation | Phase detector, phase comparator, and clock synchronizing device |
US20100052739A1 (en) | 2008-08-28 | 2010-03-04 | Elpida Memory, Inc | Device and control method of device |
US20110228625A1 (en) * | 2009-04-01 | 2011-09-22 | Venkatraghavan Bringivijayaraghavan | Write command and write data timing circuit and methods for timing the same |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10658019B2 (en) | 2007-03-15 | 2020-05-19 | Micron Technology, Inc. | Circuit, system and method for controlling read latency |
US10193558B2 (en) | 2015-06-10 | 2019-01-29 | Micron Technology, Inc. | Clock signal and supply voltage variation tracking |
US10290336B2 (en) | 2016-04-26 | 2019-05-14 | Micron Technology, Inc. | Methods and apparatuses including command delay adjustment circuit |
US10755758B2 (en) | 2016-04-26 | 2020-08-25 | Micron Technology, Inc. | Methods and apparatuses including command delay adjustment circuit |
US9997220B2 (en) | 2016-08-22 | 2018-06-12 | Micron Technology, Inc. | Apparatuses and methods for adjusting delay of command signal path |
US11087806B2 (en) | 2016-08-22 | 2021-08-10 | Micron Technology, Inc. | Apparatuses and methods for adjusting delay of command signal path |
US10797708B2 (en) | 2017-07-26 | 2020-10-06 | Micron Technology, Inc. | Apparatuses and methods for indirectly detecting phase variations |
Also Published As
Publication number | Publication date |
---|---|
KR102213900B1 (en) | 2021-02-09 |
US20180358064A1 (en) | 2018-12-13 |
US9865317B2 (en) | 2018-01-09 |
EP3449377A1 (en) | 2019-03-06 |
KR20210016085A (en) | 2021-02-10 |
US20170309320A1 (en) | 2017-10-26 |
US10755758B2 (en) | 2020-08-25 |
KR20180129969A (en) | 2018-12-05 |
KR102367967B1 (en) | 2022-02-25 |
CN113903375A (en) | 2022-01-07 |
EP3449377B1 (en) | 2022-01-19 |
EP4006904A1 (en) | 2022-06-01 |
CN109074332A (en) | 2018-12-21 |
EP3449377A4 (en) | 2019-12-18 |
US20170309323A1 (en) | 2017-10-26 |
US10290336B2 (en) | 2019-05-14 |
CN109074332B (en) | 2021-10-22 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP3449377B1 (en) | Methods and apparatuses including command delay adjustment circuit | |
CN111418016B (en) | Timing circuit for command path in memory device | |
KR100832007B1 (en) | Semiconductor memory device and operation method thereof | |
KR100470995B1 (en) | multi clock domain data input processing device having clock receiving locked loop and method for providing clock signals therefore | |
CN111418015B (en) | Techniques for command synchronization in memory devices | |
US10193539B1 (en) | High speed data synchronization | |
KR101699787B1 (en) | Delay-locked-loop circuit, semiconductor device and memory system having the delay-locked-loop circuit | |
KR102534241B1 (en) | Phase detection circuit, clock generation circuit and semiconductor apparatus including the phase detection circuit | |
KR100543937B1 (en) | Data output control circuit | |
US20100315139A1 (en) | Semiconductor memory device | |
US7154311B2 (en) | Delay locked loop in semiconductor memory device and locking method thereof | |
KR100883140B1 (en) | Data output control circuit, semiconductor memory device and operation method thereof | |
US8766686B2 (en) | Semiconductor device and method for driving the same | |
KR20080079557A (en) | On-die termination circuit of semiconductor memory device, method for controlling the same and odt synchronous buffer | |
US20120008433A1 (en) | Semiconductor memory device | |
US11146275B2 (en) | Signal generation circuit and a semiconductor apparatus using the signal generation circuit | |
US8446785B2 (en) | Latency control circuit, latency control method thereof, and semiconductor memory device including the same | |
TW202034321A (en) | Selectively controlling clock transmission to a data (dq) system | |
US8638137B2 (en) | Delay locked loop | |
US10637638B2 (en) | Semiconductor apparatus for transmitting and receiving a signal in synchronization with a clock signal | |
KR20060075611A (en) | Output enable signal generating circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
ENP | Entry into the national phase |
Ref document number: 20187034049 Country of ref document: KR Kind code of ref document: A |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2017790055 Country of ref document: EP |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 17790055 Country of ref document: EP Kind code of ref document: A1 |
|
ENP | Entry into the national phase |
Ref document number: 2017790055 Country of ref document: EP Effective date: 20181126 |