WO2017181399A1 - Improved lead frame system - Google Patents

Improved lead frame system Download PDF

Info

Publication number
WO2017181399A1
WO2017181399A1 PCT/CN2016/079981 CN2016079981W WO2017181399A1 WO 2017181399 A1 WO2017181399 A1 WO 2017181399A1 CN 2016079981 W CN2016079981 W CN 2016079981W WO 2017181399 A1 WO2017181399 A1 WO 2017181399A1
Authority
WO
WIPO (PCT)
Prior art keywords
lead frame
frame strip
thickness
metal
corrugated
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/CN2016/079981
Other languages
French (fr)
Inventor
Minhui MA
Qinghua HU
Alex Ting CHIN-SERN
Ruben D. ROLDA JR.
Xingliang DENG
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Texas Instruments Japan Ltd
Texas Instruments Inc
Original Assignee
Texas Instruments Japan Ltd
Texas Instruments Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Texas Instruments Japan Ltd, Texas Instruments Inc filed Critical Texas Instruments Japan Ltd
Priority to PCT/CN2016/079981 priority Critical patent/WO2017181399A1/en
Priority to CN201680085798.1A priority patent/CN110637364B/en
Priority to US15/296,880 priority patent/US11024562B2/en
Publication of WO2017181399A1 publication Critical patent/WO2017181399A1/en
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/40—Leadframes
    • H10W70/411—Chip-supporting parts, e.g. die pads
    • H10W70/415—Leadframe inner leads serving as die pads
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/40—Leadframes
    • H10W70/421—Shapes or dispositions
    • H10W70/424—Cross-sectional shapes
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P72/00—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof
    • H10P72/70—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping
    • H10P72/74—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using temporarily an auxiliary support
    • H10P72/7402—Wafer tapes, e.g. grinding or dicing support tapes
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W46/00—Marks applied to devices, e.g. for alignment or identification
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/40—Leadframes
    • H10W70/421—Shapes or dispositions
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/40—Leadframes
    • H10W70/421—Shapes or dispositions
    • H10W70/438—Shapes or dispositions of side rails, e.g. having holes
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/40—Leadframes
    • H10W70/456—Materials
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/40—Leadframes
    • H10W70/464—Additional interconnections in combination with leadframes
    • H10W70/465—Bumps or wires
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W46/00—Marks applied to devices, e.g. for alignment or identification
    • H10W46/501—Marks applied to devices, e.g. for alignment or identification for use before dicing
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/01—Manufacture or treatment
    • H10W72/0198—Manufacture or treatment batch processes
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/50—Bond wires
    • H10W72/531—Shapes of wire connectors
    • H10W72/536—Shapes of wire connectors the connected ends being ball-shaped
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/50—Bond wires
    • H10W72/541—Dispositions of bond wires
    • H10W72/5449—Dispositions of bond wires not being orthogonal to a side surface of the chip, e.g. fan-out arrangements
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/851—Dispositions of multiple connectors or interconnections
    • H10W72/874—On different surfaces
    • H10W72/884—Die-attach connectors and bond wires
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/751—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires
    • H10W90/756—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires between a chip and a stacked lead frame, conducting package substrate or heat sink

Definitions

  • This disclosure relates to the field of integrated circuit packaging. More particularly, this disclosure relates lead frames.
  • Lead frame strips made primarily of copper or a copper alloy are typically provided for semiconductor devices in order to provide a stable support for firmly positioning an integrated circuit (IC) chip within a package, and to electrically connect the IC chip to various other components via a circuit board.
  • Lead frames vary in size. The size of the lead frame is commonly dependent upon the size of the IC chip and the number of connections that are made to the IC chip. The number of connections may vary from a few to over a hundred.
  • the lead frame strip 100 may be comprised of multiple lead frames 101 connected together by saw streets 110.
  • the lead frames 201 are typically comprised of a plurality of wirebond pads 102 that are electrically isolated from each other and electrically isolated from a centrally located IC chip pad 104. .
  • the IC chip pad 104 provides a surface on which the IC chip 202 (FIG. 2B) may be mounted.
  • the wirebond pads 102 are typically connected to the saw scribes 110 with tie bars 108.
  • Wire bonds 206 (FIGS. 2B and 2C) are typically used to electrically connect individual bond pads on the IC chip 202 to individual wirebond pads 102.
  • the illustrative example in FIG. 2A has four wirebonds 102 but the lead frame 201 may have any number of wirebond pads 102. Some lead frames 201 have over one hundred wirebond pads 102.
  • FIG. 3A An alternative lead frame 301 is illustrated in FIG. 3A.
  • This lead frame 301 is commonly referred to as a chip on lead (COL) lead frame.
  • the COL has no IC chip pad 104.
  • the COL has only wirebond pads 102.
  • the IC chip 302 is mounted on top of the edges of at least two of the wirebond pads 102.
  • a support 304 that is not electrically conductive provides support for the IC chip 302 and also electrically isolates the IC chip 302 from the edges of the wirebond pads 102.
  • the saw streets 110 and tie bars 108 are typically comprised of thin metal strips between the lead frames101.
  • the saw streets 110 support the lead frames 101 during die attach (IC chip attachment to the lead frame) , wire bonding (wire connecting IC bond pads to wirebond pads) , and potting (encapsulation of the IC chip, wire bonds, and lead frames 101 with molding compound) . Sawing along the saw streets 110 is then used to separate the individual packaged IC chips.
  • FIG. 4A, 4B, 4C, 4D, and 4E illustrate a lead frame for an IC chip 201 with four bondwire pads 102.
  • FIG. 4A is a top down view of the lead frame 400.
  • the example lead frame 400 accommodates the attachment of four IC chips 400 to four centrally located IC chip pads 104.
  • the wirebond pads 102 are separated from the IC chip pad 104 by slotted openings 106 in the lead frame.
  • the IC chip pads 104 and the wirebond pads 102 are formed with a full thickness of lead frame metal.
  • the saw lanes 110 and tie bars 108 which connect the IC chip pads 104 and the wirebond pads 102 to the saw streets 110 are typically formed with a partial thickness of lead frame metal (typically a half thickness. )
  • the full thickness IC chip pads 104 are attached on the bottom side to lead frame support tape 112.
  • the half thickness tie bars 108 which connect the IC chip pads 104 to the saw scribe 110 are separated from the lead frame support tape 112 by voids 114.
  • the full thickness wirebond pads 102 are attached on the bottom side to lead frame support tape 112.
  • the half thickness tie bars 108 which connect the wirebond pads 102 to the saw street 110 are separated from the lead frame support tape 112 by voids 114.
  • the full thickness wirebond pads 102 are attached on the bottom side to lead frame support tape 112.
  • the half thickness saw streets 110 are separated from the lead frame tape 112 by voids 114.
  • the half thickness saw streets 110 are separated from the lead frame support tape 112 by voids 114.
  • the plan view of the lead frame in FIG 5A shows the lead frame material that is removed by sawing along the horizontal saw streets 504 and along the vertical saw streets 502 to separate the packaged die 520 as shown in FIGS. 5B, 5C, and 5D.
  • FIG. 5C is a cross section through one of the packaged die 520.
  • the cross section is through the centrally located IC chip pad 104 and two of the wirebond pads 102.
  • the IC chip (die) 202 is mounted on the centrally located IC chip pad 104.
  • Wire bonds 206 electrically connect bond pads on the IC chip 202 to the wirebond pads 102.
  • the lead frame 201, IC chip 202, wirebond pads 102, and wire bonds 206 are encapsulated in a molding compound 508 to provide mechanical stability and protection from the environment.
  • the first lead frame support tape is then removed from the bottom of the lead frame 400 and a second lead frame support tape 512 is applied to the top surface of the molding compound 508.
  • FIG. 5D shows a cross section of two packaged die 520 taken along cut line 516 in FIG. 5B through two of the wirebond pads 102.
  • the packaged die 520 are attached to the second lead frame tape 512.
  • FIG. 5E shows a cross section of two packaged die 520 taken along cut line 518 through the centrally located IC chip pad 104 and attached IC chip 202.
  • the packaged die 520 are attached to the second lead frame tape 512.
  • FIG. 5F shows a cross section taken along cut line 522 in FIG. 5B through a saw street, 502 and 504 after sawing. As is shown all molding compound 508, half thickness saw scribe metal 110 and half thickness tie bar metal 108 are removed by sawing. Only the second lead frame support tape 512 remains in the saw scribe, 502 and 504, areas after sawing.
  • a lead frame strip with corrugated saw street metal where the corrugated saw street metal is comprised of a partial thickness of the lead frame strip metal.
  • a lead frame strip with corrugated saw street metal where the corrugated saw street metal is comprised of a half thickness of the lead frame strip metal.
  • FIG. 1 is a plan view of a lead frame strip.
  • FIGS. 2A and 2B are a plan view of a lead frame and an IC chip pad with 4 package leads mounted on the lead frame.
  • FIG. 2C (prior art) is a cross section along the cut line in the plan view in FIG. 2B.
  • FIGS. 3A and 3B are a plan view of chip on lead IC package with 6 package leads.
  • FIG. 3C (prior art) is a cross section along the cut line in the plan view in FIG. 3B.
  • FIG. 4A is a plan view of a lead frame strip with 4 lead frames.
  • FIGS. 4B, 4C, 4D and 4E are cross sections along cut lines in the plan view in FIG. 4A.
  • FIG. 5A is a plan view of a lead frame strip with 4 lead frames.
  • FIG. 5B (Prior art) is a plan view of two lead frames that are separated by sawing along the saw streets of FIG. 5A.
  • FIGS. 5C, 5D, 5E, and 5F are cross sections along cut lines in the plan view in FIG. 5B.
  • FIG. 6 is a plan view of a lead frame strip with 9 lead frames and with embodiment corrugated saw streets.
  • FIGS. 7A, 7B, and 7C are cross sections along cut lines through embodiment saw streets in the plan view in FIG. 6.
  • FIGS. 6 and 7 An example improved lead frame strip 600 is illustrated in FIGS. 6 and 7.
  • the portion of a lead frame strip 600 shown in FIG. 6A consists of 9 lead frames 606 (FIG. 6B) connected together by half thickness metal vertical saw streets 602 and half thickness metal horizontal saw streets 604
  • the half thickness metal in the corrugated saw streets, 602 and 604 have corrugations so that a portion of the half thickness metal in the corrugated scribe streets, 602 and 604, is attached to lead frame support tape 112.
  • First portions 610 of the embodiment half thickness metal corrugated saw streets, 602 and 604, are separated from the first lead frame support tape 112 by voids 114 and second portions 612 of the embodiment half thickness metal corrugated saw streets, 602 and 604 are attached to the surface of the first lead frame support tape 112.
  • Corrugation of the half thickness metal saw streets, 602 and 604 substantially improves the mechanical stability of the lead frame during wire bonding and during molding compound injection.
  • the added strength of the lead frame improves yield by reducing the number of ball bonds that delaminate from the bond pads on the chip or that delaminate from the package leads due to stress caused when the lead frame flexes.
  • the corrugation of the half thickness metal in the saw streets, 602 and 604 adds significant strength and rigidity to the corrugated saw streets, 602 and 604, with little increase in the amount of metal used to manufacture the lead frame strip 600 and with little increase in the amount of metal that is sawed through when separating the packaged die. This keeps the cost of the lead frame manufacture and also avoids excessive wear and replacement of saw blades.
  • the embodiments are illustrated using lead frams with four wirebond pads.
  • the idea is generic and may be used to improve lead frame strips with lead frames with any number of wire bond pads.

Landscapes

  • Lead Frames For Integrated Circuits (AREA)
  • Wire Bonding (AREA)

Abstract

A lead frame strip (500) with corrugated saw street metal (504, 506), where the corrugated saw street metal (510, 512) is comprised of a partial thickness of the lead frame strip metal. A lead frame strip (500) with corrugated saw street metal (504, 506), where the corrugated saw street metal (510, 512) is comprised of a half thickness of the lead frame strip metal.

Description

IMPROVED LEAD FRAME SYSTEM FIELD
This disclosure relates to the field of integrated circuit packaging. More particularly， this disclosure relates lead frames.
BACKGROUND
Lead frame strips made primarily of copper or a copper alloy are typically provided for semiconductor devices in order to provide a stable support for firmly positioning an integrated circuit (IC) chip within a package， and to electrically connect the IC chip to various other components via a circuit board. Lead frames vary in size. The size of the lead frame is commonly dependent upon the size of the IC chip and the number of connections that are made to the IC chip. The number of connections may vary from a few to over a hundred.
As is illustrated in FIG. 1， the lead frame strip 100 may be comprised of multiple lead frames 101 connected together by saw streets 110.
As is illustrated in FIG. 2A the lead frames 201 are typically comprised of a plurality of wirebond pads 102 that are electrically isolated from each other and electrically isolated from a centrally located IC chip pad 104. . The IC chip pad 104 provides a surface on which the IC chip 202 (FIG. 2B) may be mounted. The wirebond pads 102 are typically connected to the saw scribes 110 with tie bars 108. Wire bonds 206 (FIGS. 2B and 2C) are typically used to electrically connect individual bond pads on the IC chip 202 to individual wirebond pads 102. The illustrative example in FIG. 2A has four wirebonds 102 but the lead frame 201 may have any number of wirebond pads 102. Some lead frames 201 have over one hundred wirebond pads 102.
An alternative lead frame 301 is illustrated in FIG. 3A. This lead frame 301 is commonly referred to as a chip on lead (COL) lead frame. As shown in FIG. 3A， the COL has no IC chip pad 104. The COL has only wirebond pads 102. As is illustrated in the top down view of FIG. 3B and the cross section in FIG. 3C， the IC chip  302 is mounted on top of the edges of at least two of the wirebond pads 102. A support 304 that is not electrically conductive provides support for the IC chip 302 and also electrically isolates the IC chip 302 from the edges of the wirebond pads 102.
The saw streets 110 and tie bars 108 are typically comprised of thin metal strips between the lead frames101. The saw streets 110 support the lead frames 101 during die attach (IC chip attachment to the lead frame) ， wire bonding (wire connecting IC bond pads to wirebond pads) ， and potting (encapsulation of the IC chip， wire bonds， and lead frames 101 with molding compound) . Sawing along the saw streets 110 is then used to separate the individual packaged IC chips.
FIG. 4A， 4B， 4C， 4D， and 4E illustrate a lead frame for an IC chip 201 with four bondwire pads 102.
FIG. 4A is a top down view of the lead frame 400. The example lead frame 400 accommodates the attachment of four IC chips 400 to four centrally located IC chip pads 104. In this illustrative example， there is one wirebond pad 102 on each side of the IC chip pad 104. The wirebond pads 102 are separated from the IC chip pad 104 by slotted openings 106 in the lead frame. The IC chip pads 104 and the wirebond pads 102 are formed with a full thickness of lead frame metal. The saw lanes 110 and tie bars 108 which connect the IC chip pads 104 and the wirebond pads 102 to the saw streets 110 are typically formed with a partial thickness of lead frame metal (typically a half thickness. )
As shown in the cross section taken along cut line 424 in FIG. 4A， the full thickness IC chip pads 104 are attached on the bottom side to lead frame support tape 112. The half thickness tie bars 108 which connect the IC chip pads 104 to the saw scribe 110 are separated from the lead frame support tape 112 by voids 114.
As shown in the cross section taken along cut line 422 in FIG. 4A， the full thickness wirebond pads 102 are attached on the bottom side to lead frame support tape 112. The half thickness tie bars 108 which connect the wirebond pads 102 to the saw street 110 are separated from the lead frame support tape 112 by voids 114.
As shown in the cross section taken alone cut line 420 in FIG. 4A， the full thickness wirebond pads 102 are attached on the bottom side to lead frame support tape 112. The half thickness saw streets 110 are separated from the lead frame tape 112 by voids 114.
As shown in the cross section taken along cut line 426 in FIG. 4A， the half thickness saw streets 110 are separated from the lead frame support tape 112 by voids 114.
The plan view of the lead frame in FIG 5A shows the lead frame material that is removed by sawing along the horizontal saw streets 504 and along the vertical saw streets 502 to separate the packaged die 520 as shown in FIGS. 5B， 5C， and 5D.
FIG. 5C is a cross section through one of the packaged die 520. The cross section is through the centrally located IC chip pad 104 and two of the wirebond pads 102. The IC chip (die) 202 is mounted on the centrally located IC chip pad 104. Wire bonds 206 electrically connect bond pads on the IC chip 202 to the wirebond pads 102.
After the IC chip 202 is mounted on the IC chip pad 104 and connected to the wirebond pads 102 with wire bonds 206， the lead frame 201， IC chip 202， wirebond pads 102， and wire bonds 206 are encapsulated in a molding compound 508 to provide mechanical stability and protection from the environment. The first lead frame support tape is then removed from the bottom of the lead frame 400 and a second lead frame support tape 512 is applied to the top surface of the molding compound 508.
The molding compound 508， the half thickness saw street110 metal， and the half thickness tie bar 108 metal sawed from the  scribe streets  502 and 504， to separate the packaged die 520 as shown in FIG. 5C.
FIG. 5D shows a cross section of two packaged die 520 taken along cut line 516 in FIG. 5B through two of the wirebond pads 102. The packaged die 520 are attached to the second lead frame tape 512.
FIG. 5E shows a cross section of two packaged die 520 taken along cut line 518 through the centrally located IC chip pad 104 and attached IC chip 202. The packaged die 520 are attached to the second lead frame tape 512.
FIG. 5F shows a cross section taken along cut line 522 in FIG. 5B through a saw street， 502 and 504 after sawing. As is shown all molding compound 508， half thickness saw scribe metal 110 and half thickness tie bar metal 108 are removed by sawing. Only the second lead frame support tape 512 remains in the saw scribe， 502 and 504， areas after sawing.
SUMMARY
The following presents a simplified summary in order to provide a basic understanding of one or more aspects of the invention. This summary is not an extensive overview of the invention， and is neither intended to identify key or critical elements of the invention， nor to delineate the scope thereof. Rather， the primary purpose of the summary is to present some concepts of the invention in a simplified form as a prelude to a more detailed description that is presented later.
A lead frame strip with corrugated saw street metal where the corrugated saw street metal is comprised of a partial thickness of the lead frame strip metal. A lead frame strip with corrugated saw street metal where the corrugated saw street metal is comprised of a half thickness of the lead frame strip metal.
DESCRIPTION OF THE VIEWS OF THE DRAWINGS
FIG. 1 (Prior art) is a plan view of a lead frame strip.
FIGS. 2A and 2B (Prior art) are a plan view of a lead frame and an IC chip pad with 4 package leads mounted on the lead frame.
FIG. 2C (prior art) is a cross section along the cut line in the plan view in FIG. 2B.
FIGS. 3A and 3B (Prior art) are a plan view of chip on lead IC package with 6 package leads.
FIG. 3C (prior art) is a cross section along the cut line in the plan view in FIG. 3B.
FIG. 4A (Prior art) is a plan view of a lead frame strip with 4 lead frames.
FIGS. 4B， 4C， 4D and 4E (Prior Art) are cross sections along cut lines in the plan view in FIG. 4A.
FIG. 5A (Prior art) is a plan view of a lead frame strip with 4 lead frames.
FIG. 5B (Prior art) is a plan view of two lead frames that are separated by sawing along the saw streets of FIG. 5A.
FIGS. 5C， 5D， 5E， and 5F (Prior Art) are cross sections along cut lines in the plan view in FIG. 5B.
FIG. 6 is a plan view of a lead frame strip with 9 lead frames and with embodiment corrugated saw streets.
FIGS. 7A， 7B， and 7C are cross sections along cut lines through embodiment saw streets in the plan view in FIG. 6.
DETAILED DESCRIPTION OF EXAMPLE EMBODIMENTS
Embodiments of the disclosure are described with reference to the attached figures. The figures are not drawn to scale and they are provided merely to illustrate the disclosure. Several aspects of the embodiments are described below with reference to example applications for illustration. It should be understood that numerous specific details， relationships， and methods are set forth to provide an understanding of the disclosure. One skilled in the relevant art， however， will readily recognize that the disclosure can be practiced without one or more of the specific details or with other methods. In other instances， well-known structures or operations are not shown in detail to avoid obscuring the disclosure. The embodiments are not limited by the illustrated  ordering of acts or events， as some acts may occur in different orders and/or concurrently with other acts or events. Furthermore， not all illustrated acts or events are required to implement a methodology in accordance with the present disclosure.
An example improved lead frame strip 600 is illustrated in FIGS. 6 and 7. The portion of a lead frame strip 600 shown in FIG. 6A consists of 9 lead frames 606 (FIG. 6B) connected together by half thickness metal vertical saw streets 602 and half thickness metal horizontal saw streets 604
As shown in the cross section FIG. 7B taken along cut line 622 through a horizontal corrugated saw street 604 in FIG. 6A and FIG. 7C taken along cut line 620 through a vertical corrugated saw street 602， the half thickness metal in the corrugated saw streets， 602 and 604， have corrugations so that a portion of the half thickness metal in the corrugated scribe streets， 602 and 604， is attached to lead frame support tape 112. First portions 610 of the embodiment half thickness metal corrugated saw streets， 602 and 604， are separated from the first lead frame support tape 112 by voids 114 and second portions 612 of the embodiment half thickness metal corrugated saw streets， 602 and 604 are attached to the surface of the first lead frame support tape 112. Corrugation of the half thickness metal saw streets， 602 and 604， substantially improves the mechanical stability of the lead frame during wire bonding and during molding compound injection. The added strength of the lead frame improves yield by reducing the number of ball bonds that delaminate from the bond pads on the chip or that delaminate from the package leads due to stress caused when the lead frame flexes.
The corrugation of the half thickness metal in the saw streets， 602 and 604， adds significant strength and rigidity to the corrugated saw streets， 602 and 604， with little increase in the amount of metal used to manufacture the lead frame strip 600 and with little increase in the amount of metal that is sawed through when separating the packaged die. This keeps the cost of the lead frame manufacture and also avoids excessive wear and replacement of saw blades.
The embodiments are illustrated using lead frams with four wirebond pads. The idea is generic and may be used to improve lead frame strips with lead frames with any number of wire bond pads.
While various embodiments of the present disclosure have been described above， it should be understood that they have been presented by way of example only and not limitation. Numerous changes to the disclosed embodiments can be made in accordance with the disclosure herein without departing from the spirit or scope of the disclosure. Thus， the breadth and scope of the present disclosure should not be limited by any of the above described embodiments. Rather， the scope of the disclosure should be defined in accordance with the following claims and their equivalents.

Claims (15)

  1. A lead frame strip with corrugated saw streets comprised of corrugated metal where a portion of the corrugated saw streets are attached to a lead frame strip support tape.
  2. The lead frame strip of claim 1， further comprising a plurality of lead frames coupled to the corrugated saw streets by tie bars wherein a thickness of the lead frames are a full lead frame strip metal thickness and wherein a thickness of the corrugated metal and the tie bars are a partial lead frame strip metal thickness.
  3. The lead frame strip of claim 1， further comprising a plurality of lead frames coupled to the saw streets by tie bars wherein a thickness of the lead frames are a full lead frame strip metal thickness and wherein a thickness of the corrugated metal and the tie bars are a half lead frame strip metal thickness.
  4. The lead frame strip of claim 1， further comprising a plurality of lead frames coupled together with the corrugated saw streets.
  5. The lead frame strip of claim 4， wherein the lead frames contain one IC chip pad and contain a plurality of wirebond pads.
  6. The lead frame strip of claim 4， wherein the lead frames contain a plurality of wirebond pads and do not contain an IC chip pad.
  7. The lead frame strip of claim 5， wherein the IC chip pad and the plurality of wirebond pads are formed of full lead frame strip metal thickness and are attached to the lead frame strip support tape.
  8. The lead frame strip of claim 1， wherein the lead frame strip is composed of copper or a copper alloy.
  9. A lead frame strip， comprising：
    lead frame strip support tape；
    a plurality of corrugated saw streets comprised of corrugated metal with a partial thickness of the lead frame strip metal and where a first portion of the corrugated saw street is separated from the lead frame strip support tape by a void and where a second portion of the corrugated saw street is attached to the lead frame strip support tape.
    a plurality of lead frames coupled on all sides to corrugated saw streets； and
    a plurality of wirebond pads within each lead frame comprised of a full thickness of lead frame strip metal and attached to the lead frame strip support tape and coupled to the corrugated saw streets.
  10. The lead frame strip of claim 9， wherein the partial thickness of the Corrugated saw streets is 30％ to 60％ the thickness of the lead frame strip metal thickness.
  11. The lead frame strip of claim 9， wherein the partial thickness of the Corrugated saw streets is about half the thickness of the lead frame strip metal thickness.
  12. The lead frame strip of claim 9， further comprising an IC chip pad comprised of a full lead frame strip metal thickness and coupled to the corrugated saw streets and electrically isolated from the wirebond pads.
  13. The lead frame strip of claim 12， wherein the IC chip pad is coupled to the corrugated saw streets with tie bars where the tie bars are comprised of a partial thickness of lead frame strip metal.
  14. The lead frame strip of claim 9， further comprising tie bars with a partial thickness of the lead frame strip metal and wherein the tie bars couple the wirebond pads to the corrugated saw streets.
  15. The lead frame strip of claim 9， wherein the lead frame strip is comprised of copper or a copper alloy.
PCT/CN2016/079981 2016-04-22 2016-04-22 Improved lead frame system Ceased WO2017181399A1 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
PCT/CN2016/079981 WO2017181399A1 (en) 2016-04-22 2016-04-22 Improved lead frame system
CN201680085798.1A CN110637364B (en) 2016-04-22 2016-04-22 Improved lead frame system
US15/296,880 US11024562B2 (en) 2016-04-22 2016-10-18 Lead frame system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/CN2016/079981 WO2017181399A1 (en) 2016-04-22 2016-04-22 Improved lead frame system

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US15/296,880 Continuation US11024562B2 (en) 2016-04-22 2016-10-18 Lead frame system

Publications (1)

Publication Number Publication Date
WO2017181399A1 true WO2017181399A1 (en) 2017-10-26

Family

ID=60088561

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2016/079981 Ceased WO2017181399A1 (en) 2016-04-22 2016-04-22 Improved lead frame system

Country Status (3)

Country Link
US (1) US11024562B2 (en)
CN (1) CN110637364B (en)
WO (1) WO2017181399A1 (en)

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6608366B1 (en) * 2002-04-15 2003-08-19 Harry J. Fogelson Lead frame with plated end leads
US6885086B1 (en) * 2002-03-05 2005-04-26 Amkor Technology, Inc. Reduced copper lead frame for saw-singulated chip package
CN102237280A (en) * 2010-04-23 2011-11-09 飞思卡尔半导体公司 Semiconductor device assembling method comprising step of saw singulation
US20120252142A1 (en) * 2011-04-01 2012-10-04 Texas Instruments Incorporated Singulation and Strip Testing of No-Lead Integrated Circuit Packages Without Tape Frame

Family Cites Families (36)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7049177B1 (en) * 2004-01-28 2006-05-23 Asat Ltd. Leadless plastic chip carrier with standoff contacts and die attach pad
SG88741A1 (en) * 1998-09-16 2002-05-21 Texas Instr Singapore Pte Ltd Multichip assembly semiconductor
US6400004B1 (en) * 2000-08-17 2002-06-04 Advanced Semiconductor Engineering, Inc. Leadless semiconductor package
US7405468B2 (en) * 2003-04-11 2008-07-29 Dai Nippon Printing Co., Ltd. Plastic package and method of fabricating the same
US7008825B1 (en) * 2003-05-27 2006-03-07 Amkor Technology, Inc. Leadframe strip having enhanced testability
US7125747B2 (en) * 2004-06-23 2006-10-24 Advanced Semiconductor Engineering, Inc. Process for manufacturing leadless semiconductor packages including an electrical test in a matrix of a leadless leadframe
US20060199308A1 (en) * 2005-03-02 2006-09-07 Advanced Semiconductor Engineering, Inc. Process for manufacturing sawing type leadless semiconductor packages
CN101807533B (en) * 2005-06-30 2016-03-09 费查尔德半导体有限公司 Semiconductor die package and manufacturing method thereof
US7943431B2 (en) * 2005-12-02 2011-05-17 Unisem (Mauritius) Holdings Limited Leadless semiconductor package and method of manufacture
US7405106B2 (en) * 2006-05-23 2008-07-29 International Business Machines Corporation Quad flat no-lead chip carrier with stand-off
WO2008057770A2 (en) * 2006-10-27 2008-05-15 Unisem (Mauritius) Holdings Limited Partially patterned lead frames and methods of making and using the same in semiconductor packaging
MY154596A (en) * 2007-07-25 2015-06-30 Carsem M Sdn Bhd Thin plastic leadless package with exposed metal die paddle
TWI378518B (en) * 2007-11-21 2012-12-01 Chipmos Technologies Inc Leadframe for leadless package and package structure thereof
US7619303B2 (en) * 2007-12-20 2009-11-17 National Semiconductor Corporation Integrated circuit package
US20090160039A1 (en) * 2007-12-20 2009-06-25 National Semiconductor Corporation Method and leadframe for packaging integrated circuits
US8084299B2 (en) * 2008-02-01 2011-12-27 Infineon Technologies Ag Semiconductor device package and method of making a semiconductor device package
US8492883B2 (en) * 2008-03-14 2013-07-23 Advanced Semiconductor Engineering, Inc. Semiconductor package having a cavity structure
JP5247626B2 (en) * 2008-08-22 2013-07-24 住友化学株式会社 Lead frame, resin package, semiconductor device, and resin package manufacturing method
US20100133693A1 (en) * 2008-12-03 2010-06-03 Texas Instruments Incorporated Semiconductor Package Leads Having Grooved Contact Areas
US10199311B2 (en) * 2009-01-29 2019-02-05 Semiconductor Components Industries, Llc Leadless semiconductor packages, leadframes therefor, and methods of making
US8241965B2 (en) * 2009-10-01 2012-08-14 Stats Chippac Ltd. Integrated circuit packaging system with pad connection and method of manufacture thereof
US8329509B2 (en) * 2010-04-01 2012-12-11 Freescale Semiconductor, Inc. Packaging process to create wettable lead flank during board assembly
US8723324B2 (en) * 2010-12-06 2014-05-13 Stats Chippac Ltd. Integrated circuit packaging system with pad connection and method of manufacture thereof
US9355995B2 (en) * 2010-12-13 2016-05-31 Infineon Technologies Americas Corp. Semiconductor packages utilizing leadframe panels with grooves in connecting bars
US8735224B2 (en) * 2011-02-14 2014-05-27 Stats Chippac Ltd. Integrated circuit packaging system with routed circuit lead array and method of manufacture thereof
US20120205811A1 (en) * 2011-02-14 2012-08-16 Byung Tai Do Integrated circuit packaging system with terminal locks and method of manufacture thereof
US8759159B2 (en) * 2011-05-05 2014-06-24 Stats Chippac Ltd. Integrated circuit packaging system with electrical interface and method of manufacture thereof
CN102376671A (en) * 2011-11-29 2012-03-14 杭州矽力杰半导体技术有限公司 Lead frame and flip-chip type semiconductor packaging structure using the same
US8841758B2 (en) * 2012-06-29 2014-09-23 Freescale Semiconductor, Inc. Semiconductor device package and method of manufacture
US8890301B2 (en) * 2012-08-01 2014-11-18 Analog Devices, Inc. Packaging and methods for packaging
JP6499387B2 (en) * 2013-03-05 2019-04-10 日亜化学工業株式会社 Lead frame and light emitting device
US9012268B2 (en) * 2013-06-28 2015-04-21 Stmicroelectronics, Inc. Leadless packages and method of manufacturing same
US9601415B2 (en) * 2014-03-27 2017-03-21 Renesas Electronics Corporation Method of manufacturing semiconductor device and semiconductor device
US20160148876A1 (en) * 2014-11-20 2016-05-26 Microchip Technology Incorporated Flat no-leads package with improved contact pins
CN204516751U (en) * 2015-02-11 2015-07-29 江苏长电科技股份有限公司 A kind of lead frame structure of square flat pinless encapsulation and package body structure
US9824949B2 (en) * 2015-03-11 2017-11-21 Gan Systems Inc. Packaging solutions for devices and systems comprising lateral GaN power transistors

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6885086B1 (en) * 2002-03-05 2005-04-26 Amkor Technology, Inc. Reduced copper lead frame for saw-singulated chip package
US6608366B1 (en) * 2002-04-15 2003-08-19 Harry J. Fogelson Lead frame with plated end leads
CN102237280A (en) * 2010-04-23 2011-11-09 飞思卡尔半导体公司 Semiconductor device assembling method comprising step of saw singulation
US20120252142A1 (en) * 2011-04-01 2012-10-04 Texas Instruments Incorporated Singulation and Strip Testing of No-Lead Integrated Circuit Packages Without Tape Frame

Also Published As

Publication number Publication date
US11024562B2 (en) 2021-06-01
US20170309546A1 (en) 2017-10-26
CN110637364A (en) 2019-12-31
CN110637364B (en) 2022-10-28

Similar Documents

Publication Publication Date Title
US6437429B1 (en) Semiconductor package with metal pads
US7808084B1 (en) Semiconductor package with half-etched locking features
US20160056097A1 (en) Semiconductor device with inspectable solder joints
US20120126378A1 (en) Semiconductor device package with electromagnetic shielding
US20100013069A1 (en) Semiconductor device, lead frame and method of manufacturing semiconductor device
US8093707B2 (en) Leadframe packages having enhanced ground-bond reliability
US8174120B2 (en) Integrated circuit package system with leadframe substrate
JP2016503240A5 (en)
US8536688B2 (en) Integrated circuit leadframe and fabrication method therefor
US9978695B1 (en) Semiconductor device including leadframe with a combination of leads and lands and method
CN100576477C (en) Method of forming lead module array package
US7301225B2 (en) Multi-row lead frame
US9508631B1 (en) Semiconductor device including leadframe with a combination of leads and lands and method
US8643156B2 (en) Lead frame for assembling semiconductor device
US20130075881A1 (en) Memory card package with a small substrate
CN209729896U (en) Multi-chip semiconductor device package assembly
US11024562B2 (en) Lead frame system
CN114981940A (en) Packaged electronic device with split die pads in a rugged package substrate
KR101096454B1 (en) Semiconductor package and manufacturing method thereof
WO2007018473A1 (en) Leadframe and semiconductor package
US20060038266A1 (en) QFN package and method therefor
US9728492B1 (en) Strip testing of semiconductor devices
US20050194698A1 (en) Integrated circuit package with keep-out zone overlapping undercut zone
US7936053B2 (en) Integrated circuit package system with lead structures including a dummy tie bar
CN107919339B (en) Semiconductor device with high density lead array and lead frame

Legal Events

Date Code Title Description
NENP Non-entry into the national phase

Ref country code: DE

121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 16898986

Country of ref document: EP

Kind code of ref document: A1

122 Ep: pct application non-entry in european phase

Ref document number: 16898986

Country of ref document: EP

Kind code of ref document: A1