WO2017100616A1 - Universal methodology to synthesize diverse two-dimensional heterostructures - Google Patents

Universal methodology to synthesize diverse two-dimensional heterostructures Download PDF

Info

Publication number
WO2017100616A1
WO2017100616A1 PCT/US2016/065887 US2016065887W WO2017100616A1 WO 2017100616 A1 WO2017100616 A1 WO 2017100616A1 US 2016065887 W US2016065887 W US 2016065887W WO 2017100616 A1 WO2017100616 A1 WO 2017100616A1
Authority
WO
WIPO (PCT)
Prior art keywords
dimensional material
patterned
mos
growth substrate
graphene
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/US2016/065887
Other languages
French (fr)
Inventor
Mildred Dresselhaus
Jing Kong
Tomas Palacios
Xi LING
Yuxuan LI
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Massachusetts Institute of Technology
Original Assignee
Massachusetts Institute of Technology
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Massachusetts Institute of Technology filed Critical Massachusetts Institute of Technology
Publication of WO2017100616A1 publication Critical patent/WO2017100616A1/en
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
    • H10P14/29—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials characterised by the substrates
    • H10P14/2901—Materials
    • H10P14/2922—Materials being non-crystalline insulating materials, e.g. glass or polymers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/117—Shapes of semiconductor bodies
    • H10D62/118—Nanostructure semiconductor bodies
    • H10D62/119—Nanowire, nanosheet or nanotube semiconductor bodies
    • H10D62/123—Nanowire, nanosheet or nanotube semiconductor bodies comprising junctions
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/117—Shapes of semiconductor bodies
    • H10D62/118—Nanostructure semiconductor bodies
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/80—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/80—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials
    • H10D62/83—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials being Group IV materials, e.g. B-doped Si or undoped Ge
    • H10D62/8303—Diamond
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00—Electrodes of devices having potential barriers
    • H10D64/60—Electrodes characterised by their materials
    • H10D64/62—Electrodes ohmically coupled to a semiconductor
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D8/00—Diodes
    • H10D8/01—Manufacture or treatment
    • H10D8/051—Manufacture or treatment of Schottky diodes
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
    • H10P14/24—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials using chemical vapour deposition [CVD]
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
    • H10P14/27—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials using selective deposition, e.g. simultaneous growth of monocrystalline and non-monocrystalline semiconductor materials
    • H10P14/271—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials using selective deposition, e.g. simultaneous growth of monocrystalline and non-monocrystalline semiconductor materials characterised by the preparation of substrate for selective deposition
    • H10P14/272—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials using selective deposition, e.g. simultaneous growth of monocrystalline and non-monocrystalline semiconductor materials characterised by the preparation of substrate for selective deposition using mask materials other than SiO2 or SiN
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
    • H10P14/27—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials using selective deposition, e.g. simultaneous growth of monocrystalline and non-monocrystalline semiconductor materials
    • H10P14/271—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials using selective deposition, e.g. simultaneous growth of monocrystalline and non-monocrystalline semiconductor materials characterised by the preparation of substrate for selective deposition
    • H10P14/274—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials using selective deposition, e.g. simultaneous growth of monocrystalline and non-monocrystalline semiconductor materials characterised by the preparation of substrate for selective deposition using seed materials
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
    • H10P14/29—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials characterised by the substrates
    • H10P14/2901—Materials
    • H10P14/2921—Materials being crystalline insulating materials
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
    • H10P14/34—Deposited materials, e.g. layers
    • H10P14/3402—Deposited materials, e.g. layers characterised by the chemical composition
    • H10P14/3404—Deposited materials, e.g. layers characterised by the chemical composition being Group IVA materials
    • H10P14/3406—Carbon, e.g. diamond-like carbon
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
    • H10P14/34—Deposited materials, e.g. layers
    • H10P14/3402—Deposited materials, e.g. layers characterised by the chemical composition
    • H10P14/3414—Deposited materials, e.g. layers characterised by the chemical composition being group IIIA-VIA materials
    • H10P14/3416—Nitrides
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
    • H10P14/34—Deposited materials, e.g. layers
    • H10P14/3402—Deposited materials, e.g. layers characterised by the chemical composition
    • H10P14/3436—Deposited materials, e.g. layers characterised by the chemical composition being chalcogenide semiconductor materials not being oxides, e.g. ternary compounds
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
    • H10P14/34—Deposited materials, e.g. layers
    • H10P14/3451—Structure
    • H10P14/3452—Microstructure
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/40—FETs having zero-dimensional [0D], one-dimensional [1D] or two-dimensional [2D] charge carrier gas channels
    • H10D30/47—FETs having zero-dimensional [0D], one-dimensional [1D] or two-dimensional [2D] charge carrier gas channels having two-dimensional [2D] charge carrier gas channels, e.g. nanoribbon FETs or high electron mobility transistors [HEMT]
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/80—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials
    • H10D62/82—Heterojunctions
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D8/00—Diodes
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • H10D84/02—Manufacture or treatment characterised by using material-based technologies
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/80—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs
    • H10D84/82—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components
    • H10D84/83—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components of only insulated-gate FETs [IGFET]
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D89/00—Aspects of integrated devices not covered by groups H10D84/00 - H10D88/00
    • H10D89/10—Integrated device layouts
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
    • H10P14/34—Deposited materials, e.g. layers
    • H10P14/3402—Deposited materials, e.g. layers characterised by the chemical composition
    • H10P14/3424—Deposited materials, e.g. layers characterised by the chemical composition being Group IIB-VIA materials
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/60—Formation of materials, e.g. in the shape of layers or pillars of insulating materials
    • H10P14/68—Organic materials, e.g. photoresists

Definitions

  • CMOS complementary metal-oxide- semiconductor
  • 2D materials such as graphene, hexagonal boron nitride (hBN) and transition metal dichalcogenides (TMDs)
  • hBN hexagonal boron nitride
  • TMDs transition metal dichalcogenides
  • a two-dimensional heterostructure can be synthesized by producing a patterned first two-dimensional material on a growth substrate.
  • the first two-dimensional material is patterned to define at least one void through which an exposed region of the growth substrate is exposed. Seed molecules are selectively deposited either on the exposed region of the growth substrate or on the patterned first two-dimensional material.
  • a second two-dimensional material that is distinct from the first two-dimensional material is then grown from the deposited seed molecules.
  • a device with a two-dimensional heterostructure includes a growth substrate; a pattern of a first two-dimensional material on the growth substrate, wherein patterned two-dimensional material defines at least one void; and a second two-dimensional material on the growth substrate in the void defined by the patterned first two-dimensional material, wherein the first two-dimensional material and the second two-dimensional material have a thickness no greater than 10 atomic layers, and wherein the second two-dimensional material fills the void but does not overlap with the first two-dimensional material by more than 50 nm.
  • This general synthesis methodology can achieve both vertical and in-plane "parallel- stitched" heterostructures between two-dimensional (2D) and TMD materials, which enables both multifunctional electronic/optoelectronic devices and their large-scale integration. This is achieved via selective "sowing" of aromatic molecule seeds during the chemical -vapor- deposition growth. MoS 2 is used as a model system to form heterostructures with a diverse selection of other 2D materials. Direct and controllable synthesis of large-scale parallel-stitched graphene-MoS 2 heterostructures was further investigated. Unique nanometer overlapped junctions were obtained at the parallel-stitched interface, which are highly desirable both as metal-semiconductor contact and functional devices/sy stems, such as for use in logical integrated circuits (ICs) and broadband photodetectors.
  • ICs logical integrated circuits
  • FIG. 1 is a schematic illustration of a CVD apparatus and process for the synthesis of a parallel-stitched 2D-TMD heterostructure 112.
  • FIG. 2 includes a schematic illustration of a parallel-stitched heterostructure 112 of graphene(G) 104 and MoS 2 106, at left, an optical-microscope image of such a structure next to it, and spectroscopic images of this structure in the two images at right.
  • the boundaries between M0S 2 106 and the pre-existing 2D graphene 104 are marked by the white dashed line.
  • the scale bars are 5 ⁇ . Insets in the optical images are the AFM images on the heteroj unction (the scale bars are 500 nm).
  • FIG. 3 includes a schematic illustration of a parallel-stitched heterostructure 112 of WS 2 104 and M0S 2 106, at left, an optical-microscope image of such a structure next to it, and spectroscopic images of this structure in the two images at right.
  • the boundaries between MoS 2 106 and the pre-existing 2D WS 2 104 are marked by the white dashed line.
  • the scale bars are 5 ⁇ . Insets in the optical images are the AFM images on the heteroj unction (the scale bars are 500 nm).
  • FIG. 4 includes a schematic illustration of a parallel-stitched heterostructure 112 of hexagonal boron nitride (bBN) 104 and M0S 2 106, at left, an optical -microscope image of such a structure next to it, and spectroscopic images of this structure in the two images at right.
  • the boundaries between M0S 2 106 and the pre-existing 2D hBN 104 are marked by the white dashed line.
  • the scale bars are 5 ⁇ . Insets in the optical images are the AFM images on the
  • heteroj unction (the scale bars are 500 nm).
  • FIG. 5 plots typical photoluminescence (PL) spectra and Raman spectra (inset) collected on MoS 2 106 and pre-existing 2D graphene 104 areas of a parallel-stitched
  • FIG. 6 plots typical PL spectra and Raman spectra (inset) collected on MoS 2 106 and pre-existing 2D WS 2 104 areas of a parallel-stitched heterostructure 112.
  • FIG. 7 plots typical PL spectra and Raman spectra (inset) collected on MoS 2 106 and pre-existing 2D hBN 104 areas of a parallel-stitched heterostructure 112.
  • FIG. 8 is a low-magnification BF-TEM image showing a graphene-MoS 2 interface of a parallel-stitched graphene MoS 2 interface, showing a first 2D material (graphene) 104, a second 2D material (MoS 2 ) 106, and the vacuum 802 beyond the second 2D material 106.
  • FIG. 9 is an URTEM image showing the atom arrangement at a heteroj unction of graphene 104 and MoS 2 106 with a 2.5-nm overlapping region 902.
  • FIG. 10 is an optical image of a periodic array of graphene 104 and MoS 2 106 produced by parallel stitching of graphene 104 and MoS 2 106.
  • FIG. 11 is the corresponding mapping image of G-band intensity of graphene 104 in the array of FIG. 10.
  • FIG. 12 is the corresponding mapping image of PL intensity of MoS 2 106 in the array of FIG. 10.
  • FIG. 13 includes optical images before (top) and after (bottom) MoS 2 106 is grown on a graphene 104 stencil pattern with the "MIT" logo.
  • FIG. 14 is a mapping image of the G-band intensity of graphene 104 in the logo of FIG. 13.
  • FIG. 15 is a mapping images of the PL intensity of MoS 2 106 in the logo of FIG. 13.
  • FIG. 16 is an optical image of a MoS 2 -106-filled MIT mascot, " Tim the beaver", in a graphene 104 pattern.
  • FIG. 17 is the corresponding mapping image of G-band intensity of graphene 104 in the pattern of FIG. 16.
  • FIG. 18 is the corresponding mapping image of PL intensity of MoS 2 106 in the pattern defined by the graphene 104 of FIG. 16.
  • FIG. 19 plots the transport measurement results of a large-scale integrated circuit application of a parallel-stitched heteroj unction of graphene 104 and MoS 2 106. The output characteristics of the graphene-MoS 2 heteroj unction are plotted with different gate biases from - 20V to 30V with 5V intervals.
  • the upper inset is a microscopic image of the four-probe graphene-MoS 2 heteroj unction device on top of 300 nm of Si0 2 as the back gate dielectric.
  • the lower inset is a schematic of the device with graphene 104 as the positive side and MoS 2 106 as the negative side of the junction.
  • FIG. 20 is a plot of the barrier height at the lateral 2002 and vertical 2004 graphene- MoS 2 heterojunctions as a function of the gate voltage of the heteroj unction of FIG. 19.
  • FIG. 21 is a microscopic image of a test chip of logic circuit arrays 2102 based on the parallel-stitched graphene-MoS 2 heterojunctions.
  • FIG. 22 is a microscopic image and transistor-level schematic of a diode-connected transistor, including graphene 104, MoS 2 106, a positive-voltage terminal 2202, and a negative- voltage terminal 2204, where the length of the white scale bar is 10 ⁇ .
  • FIG. 23 is a plot of the I-V characteristic of the diode-connected transistor of FIG. 22, where the inset plots the I-V characteristic of the diode in a log scale.
  • the on-off ratio is around 10 6 .
  • FIG. 24 is a microscopic image and transistor-level schematic of an inverter, where the white scale bar is 10 ⁇ .
  • FIG. 25 is a plot of the voltage transfer characteristic of the inverter of FIG. 24, with the power supply voltage (V dd ) from 3 V to 6V.
  • FIG. 26 plots the transient response of the inverter of FIG. 24.
  • FIG. 27 is a microscopic image and transistor-level schematic of a NAND gate, where the image at left is a microscopic image and transistor-level schematic of an inverter, where the length of the white scale bar is 10 ⁇ .
  • FIG. 28 plots the transient response of the NAND gate of FIG. 27.
  • FIG. 29 is a schematic illustration of a laser 2902 directed onto a parallel-stitched heteroj unction of graphene 104 and MoS 2 2902 bounded by gold terminals 2904 to generate a photoresponse.
  • FIG. 30 is a scanning photocurrent microscopy image of a device, as shown in FIG. 29, with an incident laser wavelength of 532 nm and a power of 118 ⁇ . The measurement was performed at room temperature (300 K). The white dashed lines represent the profile of the device obtained from the reflectance image.
  • the square and circular dots are measured with the excitation laser wavelength of 532 nm and 830 nm, respectively.
  • FIG. 33 is a schematic illustration of a CVD process for the synthesis of the parallel- stitched graphene-MoS 2 heterostructure 112.
  • FIG. 34 is a microscopic image of a typical growth result of a parallel-stitched heterostructure of graphene-MoS 2 .
  • the insert shows the corresponding high-magnification optical images with the 2D graphene (G) flakes surrounded by the monolayer MoS 2 that was grown.
  • FIG. 35 is a microscopic image of a typical growth result of a parallel-stitched heterostructure of WS 2 -MoS 2 .
  • the insert shows the corresponding high-magnification optical images with the 2D WS 2 flakes surrounded by the monolayer MoS 2 that was grown.
  • FIG. 36 is a microscopic image of a typical growth result of a parallel-stitched heterostructure of hBN-MoS 2.
  • the insert shows the corresponding high-magnification optical images with the 2D hBN flakes surrounded by the monolayer MoS 2 that was grown.
  • FIG. 37 shows typical atomic force microscope (AFM) images of the parallel-stitched graphene(G)-MoS 2 heterostructure (left), WS 2 -MoS 2 heterostructure (center), and hBN-MoS 2 heterostructure (right).
  • the inserts in each case show a zoom-in image at the heteroj unction.
  • FIG. 38 plots the height cross-section analysis of the AFM image of the overlapping region of a parallel-stitched graphene-MoS 2 heterostructure of FIG. 37.
  • FIG. 39 includes high-magnification BF-TEM images of the graphene-MoS 2 heterostructures with the following different sizes for their overlapping regions 902: (a) 26 nm (left); (b) 21 nm (center), and (c) 13 nm (right). DETAILED DESCRIPTION
  • first, second, third, etc. may be used herein to describe various elements, these elements are not to be limited by these terms. These terms are simply used to distinguish one element from another. Thus, a first element, discussed below, could be termed a second element without departing from the teachings of the exemplary embodiments.
  • the apparatus may be otherwise oriented ⁇ e.g., rotated 90 degrees or at other orientations) and the spatially relative descriptors used herein interpreted accordingly.
  • an element when referred to as being "on,” “connected to,” “coupled to,” “in contact with,” etc., another element, it may be directly on, connected to, coupled to, or in contact with the other element or intervening elements may be present unless otherwise specified.
  • Described herein is a methodology to achieve both the vertically stacked and parallel- stitched heterostructures between two kinds of 2D materials regardless of the lattice mismatch between materials, with large-scale production capability.
  • CVD chemical vapor deposition
  • aromatic molecules which are used as seeds to facilitate the growth, can be "sowed” either on the substrate or on another pre-deposited 2D material, in which the "sowing” process is selective depending on the wettability of seeds and surfaces. Consequently, vertically stacked or parallel-stitched heterostructures between TMDs and diverse 2D materials can be achieved regardless of lattice mismatch between materials. Vertical heterostructures are fabricated through sowing seeds on top of a 2D material, while lateral heterostructures are fabricated through sowing seeds on the blank region of a substrate.
  • This technique offers an opportunity to synthesize most of the basic functional building blocks for electronic and optoeletronic devices in two dimensions, including metal-semiconductor ⁇ e.g., graphene-MoS 2 ), semiconductor-semiconductor ⁇ e.g., WS 2 -MoS 2 ), and insulator-semiconductor ⁇ e.g., hBN- MoS 2 ) heterostructures, both horizontally and vertically.
  • metal-semiconductor ⁇ e.g., graphene-MoS 2
  • semiconductor-semiconductor e.g., WS 2 -MoS 2
  • insulator-semiconductor e.g., hBN- MoS 2
  • FIG. 1 A growth procedure of the parallel-stitched heterostructure 112 between a TMD and another 2D material through the selective "sowing" of perylene-3,4,9,10-tetracarboxylic acid tetrapotassium salt (PTAS) molecules on the growth substrate 102 is illustrated in FIG. 1. The details of this procedure are described in the Methods section and in the Supplementary
  • the first 2D material 104 is transferred onto a Si0 2 /Si substrate (growth substrate 102) and can be patterned by lithography and etching.
  • PTAS molecules were deposited onto a substrate (seed reservoir 110) placed next to the growth substrate 102.
  • seed reservoir 110 placed next to the growth substrate 102.
  • the PTAS molecules 108 from the source 110 reach the growth substrate 102. From our studies, it was observed that PTAS is more likely to be deposited onto a hydrophilic surface (e.g., Si0 2 ) rather than on the surfaces of 2D materials, which are mostly hydrophobic.
  • PTAS molecules 108 are therefore "sowed" only in the exposed regions of the growth substrate 102 without the first 2D material 104 to promote the growth of the second 2D material 106 [here, a transition metal dichalcogenide (TMD)] within the Si0 2 region 102 with abundant seed molecules 108, whereas there is very limited TMD growth in the first 2D material region 104 due to the negligible amount of seed molecules 108 in this region. Consequently, the growth of the second 2D material 106 only occurs in the exposed Si0 2 regions 102, allowing the formation of parallel-stitched heterostructures 112 along the edges of the first 2D material 104.
  • TMD transition metal dichalcogenide
  • FIGS. 2-7 show the growth results of parallel-stitched heterostructures 112 of graphene-MoS 2 , WS 2 -MoS 2 and hBN-MoS 2 as the prototypes of metal-semiconductor (M-S), semiconductor-semiconductor (S-S), and insulator-semiconductor (I-S) heterostructures 112, respectively.
  • M-S metal-semiconductor
  • S-S semiconductor-semiconductor
  • I-S insulator-semiconductor
  • diffractograms indicate that the dark area 902 between the dashed lines in FIG. 9 consists of graphene and MoS 2 , while only MoS 2 106 (left side) or graphene 104 (right side) can be observed outside the interface region. This indicates that MoS 2 106 overlaps with graphene 104 at the boundary between them.
  • the width of most of the overlapping region 902 is typically 2-30 nm.
  • FIG. 9 shows a heteroj unction with an overlap region 902 that is only 2.5 nm wide.
  • the atomic structures can clearly be seen on the MoS 2 , graphene, and overlapping regions 902; and diffractograms through fast Fourier transform (FFT) in each of these three regions revealed a diffraction pattern from the MoS 2 lattice structure with a spacing of 2.7 A, corresponding to the (100) planes and 2.1 A spacing from (110) planes of graphene lattice structure.
  • FFT fast Fourier transform
  • the FFT diffraction pattern of the overlapping region 902 indicates that there is a 5° rotation angle between the MoS 2 106 and graphene 104 lattices, while the corresponding MoS 2 106 and graphene 104 lattice spacings individually remain at 2.7 A and 2.1 A, respectively, in the overlapping region 902, indicating that there is no lattice distortion at their interface. Similar analysis was done on additional samples, which shows that the rotation angles between the two materials 104 and 106 are all within a small range of 0-10°.
  • the main two kinds of defects found in the MoS 2 lattice are Mo-Mo bond defects and -S- bridge defects.
  • the -S- bridge defect looks like an eight-member ring in the lattice, while the Mo-Mo bond defect corresponds to a 4+8-member ring. Both defects have been observed at MoS 2 grain boundaries.
  • the MoS 2 defects are mainly eight-member ring defects, indicating that the absence of seed molecules 108 on graphene 104 is related to a lack of sulfur for growth of MoS 2 106. Possibly, the increased density of defects at the interface results in the inhibition of MoS 2 growth further into the graphene region 104.
  • One unique advantage of the parallel-stitching method is that it enables large-scale integration. Demonstrated herein is the construction of many graphene-MoS 2 parallel-stitched heterostructures 112 with arbitrary patterns (as seen in FIGS. 10-18). These Figures show the typical optical images and spectroscopy characterization of a parallel-stitched graphene-MoS 2 heterostructure array (FIGS. 10-12), the Massachusetts Institute of Technology (MIT) logo (FIGS. 13-15), and the MIT mascot, "Tim the Beaver” (FIGS. 16-18). One can observe that the mapping images of the G-band Raman intensity from graphene (FIGS. 11, 14, and 17) and PL intensity from MoS 2 (FIGS.
  • the spatial resolution of the MoS 2 patterns 106 in the images can be as low as 1 ⁇ (limited by the spatial resolution of the spectrometer).
  • the geometrical flexibility, high controllability and large-scale fabrication capability offers great opportunity for 2D hybrid multifunctional applications.
  • FIG. 19 shows an optical image of the device, while the plot shows both the reverse-bias current (when Vj ⁇ 0) and the forward-bias current (when Vj>0) increase superlinearly with the junction voltage. This behavior is an indication that a tunneling barrier is present.
  • FIG. 20 shows the measured barrier height ( ⁇ ⁇ ) for lateral 2002 and vertical 2004 graphene-MoS 2 heterojunctions (from
  • the barrier height is extracted to be around 70 meV at zero gate voltage and less than 20 meV at high positive gate voltage (VG > 30 V), which is similar to that for the graphene-MoS 2 vertically stacked heterostructure 112.
  • the vertically stacked structures would suffer from various problems when the MoS 2 transistors are scaled down to nanometer scale, such as (i) difficulty in alignment with a high spatial resolution, (ii) the lack of a selective etching technique, and (iii) the large parasitic impedances.
  • the parallel-stitched junctions grown with the method presented herein can serve as a self-aligned lateral Ohmic contact to the MoS 2 channel. Such contact has been referred to as ID contact, and has been shown to be able to address these problems very well without degrading contact quality.
  • FIG. 22 shows the microscopic image and the transistor-level schematic of a diode-connected MoS 2 transistor, indicating good rectifying behavior (with an on-off current ratio on the order of 106) obtained according to the I-V characteristics in FIG. 23.
  • DCTL direct-coupled transistor logic
  • FIG. 24 plots the typical voltage transfer characteristics of an inverter, with the power supply voltage (V dd ) ranging from 3 V to 6V, with a full logic swing and a symmetric and abrupt on-off transition.
  • FIGS. 26 and 28 show the transient responses of an inverter and a NAND gate, respectively, in which the output voltage of the inverter is always the opposite of the input voltage, and the output voltage of the NAND gate is "low” only when both its inputs are "high".
  • photoresponse at the graphene-MoS 2 junction was measured to be at least one order of magnitude larger than that at the MoS 2 -Au junction.
  • the spatial asymmetry of the photocurrent profile along the junction and the weak temperature dependence indicate that the photoresponse of these devices is dominated by the photothermoelectric (PTE) effect. Due to the large Seeback coefficient difference between graphene 104 and MoS 2 106, when light 2902 is being absorbed at the graphene 104 side, the resulting temperature rise leads to the large photoresponse.
  • Such PTE photodetectors are promising candidates for broadband photodetection at or near room temperature.
  • the PTE photodetectors unlike the conventional photovoltaic or photoconductive detectors, do not specify any spectrum limit; and they convert the incident photon energies into heat, which can be accumulated for a known time interval and thus can operate at room temperature.
  • the Seebeck coefficients of monolayer MoS 2 and graphene are around 104 and 102 ⁇ , respectively. With such a large difference in Seebeck coefficients and given that graphene has broadband light absorption, MoS 2 and graphene can provide an excellent combination for use in PTE photodetectors.
  • the ultra-thin lateral structure of the devices makes it easier to generate large temperature gradients compared with vertical heterostructures, and the device responds faster to the changing light field due to its much smaller heat capacity than do bulk materials.
  • the response time of the device is extracted to be around 33 (FIG. 32), which is faster than MoS 2 photodetectors.
  • graphene was prepared by either mechanical exfoliation or CVD growth and transferred onto a cleaned 300-nm-thick Si0 2 /Si substrate.
  • Other 2D materials (WS 2 and hBN) were prepared by mechanical exfoliation.
  • PTAS molecules were used as seeds 108.
  • a 300-nm-thick Si0 2 /Si substrate (serving at the growth substrate 102) coated with the first 2D material 104 (pre-annealed at 380 °C for 2 hours with 200 seem Ar/200 seem H 2 gas flow as protection) was suspended between two Si0 2 /Si substrates with abundant PTAS 108 as the seed reservoir 110, as shown in FIG.
  • M0O3 molybdenum oxide
  • S sulfur
  • 5 seem Ar was introduced into the system as a carrier gas.
  • the system was heated to 650 °C at a rate of 15 °C /min, and MoS 2 was synthesized at 650 °C for three minutes under atmospheric pressure.
  • the temperature at the position where the sulfur was located was set to be around 180 °C during growth.
  • the system was finally cooled down to room temperature quickly by opening the furnace and taking out the quartz tube, and 1000 seem Ar flow was used to remove the reactants.
  • the vertically stacked heterostructures 112 were achieved using a similar process but by vacuum thermal evaporation of Fi 6 CuPc molecules on the substrate 102 as seeds 108.
  • An as-grown graphene-MoS 2 heterostructure 112 was transferred onto a transmission- electron-microscope (TEM) grid (Quantifoil, No.656-200-CU from TED PELLA, INC., of Redding, California, USA) using a poly(methyl methacrylate) (PMMA) transfer layer, as described in US Patent No. 8,535,553 B2 and in US App. Pub. No. 2014/0245946 Al . After transfer onto a TEM grid, the PMMA was removed under vacuum annealing at 350 °C for half an hour.
  • TEM transmission- electron-microscope
  • High-resolution-transmission-electron-microscopy (HRTEM) characterization of the heterostructure 112 at the atomic scale was carried out with a JOEL ARM 200CF TEM (from JEOL USA, Peabody, Massachusetts, USA) equipped with a cold field-emission electron source and two spherical-aberration correctors operated under an accelerating voltage of 80 kV to reduce radiation damage.
  • HRTEM High-resolution-transmission-electron-microscopy
  • the AFM characterization was carried out on a DIMENSION 3100 instrument, commercially available from Veeco Instruments Inc. of Plainview, New York, USA.
  • PL and Raman spectra were carried out on a HR800 system from Horiba Jobin-Yvon of Edison, New Jersey, USA, and Kyoto, Japan, and an Alpha300-Confocal Raman Microscope from WITec Instruments of Ulm, Germany.
  • the laser excitation wavelength for the PL and Raman measurements was typically 532.5 nm.
  • the laser power on the sample was about 0.1 mW.
  • a 100X objective was used to focus the laser beam.
  • the spectral parameters were obtained by fitting the peaks using Lorentzian/Gaussian mixed functions, as appropriate.
  • the scan step is 0.8 ⁇ on the Horiba Jobin-Yvon HR800 system and 0.3 ⁇ on the WITec Alpha300-Confocal Raman Microscope.
  • the MoS 2 -graphene heterostructures were first transferred onto the 300-nm-thick Si0 2 /Si substrates through the PMMA transfer technique, as mentioned earlier.
  • E-beam lithography (EBL) and e-beam evaporation followed by a lift-off process were used to deposit Au to a thickness of 20 nm as the Ohmic contacts.
  • Another EBL and reactive ion etching (RIE) with oxygen plasma were used to define the channel area.
  • RIE reactive ion etching
  • a thickness of 35 nm of A1 2 0 3 was deposited through atomic layer deposition (ALD) as the gate dielectric, followed by an e-beam evaporation of 30 nm of Pd as the gate electrodes.
  • ALD atomic layer deposition
  • the transport measurements were carried out in vacuum ( ⁇ 10 "5 Torr) using a semiconductor parameter analyzer (Agilent 4155C analyzer from Agilent Technologies of Santa Clara, California, USA) and a cryogenic probe station (from Lake Shore Cryotronics, Inc., of Westerville, Ohio).
  • the spatial photoresponse of the devices was measured with a confocal laser scanning microscopy setup.
  • the chips were wire-bonded onto a chip carrier and mounted in a ST-500 helium optical cryostat (from Janis Research Company of Woburn, Massachusetts, USA) equipped with electrical connections, a well-defined microscopic optical path and a temperature- controlling system.
  • graphene was prepared by both mechanical exfoliation and chemical vapor deposition (CVD) growth and transferred onto a cleaned 300-nm-thick Si0 2 /Si substrate.
  • Other two-dimensional (2D) materials (WS 2 and hBN) were prepared by mechanical exfoliation.
  • CVD graphene was synthesized on copper foil (99.9%, 127 ⁇ thick, Alfa Aesar) using low- pressure chemical vapor deposition inside a one-inch quartz tube. Before the growth, the copper foil was annealed under 10-sccm hydrogen (H 2 ) (-400 mTor) for 30 min.
  • one-sccm methane (CH 4 ) and 50-sccm H 2 were introduced for one hour ( ⁇ 1.5 mTor).
  • the copper foil was cooled down to room temperature under the same atmosphere.
  • poly(methyl methacrylate) (PMMA, 4.5% in anisole) was spun coated onto the graphene/copper foil at 2500 rpm.
  • the copper foil was etched using a copper etchant (CE-100 etchant from Transene Company, Inc., of Danvers, Massachusetts, USA). After etching, the film with graphene and PMMA was transferred to another water bath to remove the residual etchant. After replacing the water three times, the graphene was transferred onto a 300- nm-thick Si0 2 /Si substrate; and the PMMA was removed by acetone vapor.
  • FIG. 33 A schematic illustration of the CVD setup and the process for the synthesis of the parallel-stitched graphene-MoS 2 heterostructure 112 is provided in FIG. 33.
  • SPA-CVD seeding promoter-assisted CVD
  • PTAS perylene-3,4,9,10- tetracarboxylic acid tetrapotassium salt
  • PTAS was filtrated out by adding ethyl ether as an extracting agent.
  • PTAS powder was obtained after evaporating water.
  • 0.1 mol/L PTAS/water solution was prepared for use.
  • graphene-MoS 2 a 300-nm-thick Si0 2 /Si substrate with either exfoliated or patterned CVD graphene, which was used as a growth substrate 102, was suspended between two Si0 2 /Si substrates with coated PTAS as the seed reservoir 110, as shown in FIG. 33.
  • 5 seem Ar was introduced into the system as a carrier gas.
  • the system was heated to 650 °C at a rate of 15 °C /min, and MoS 2 was synthesized at 650 °C for 3 min under atmospheric pressure.
  • the temperature, at the position where sulfur located, was around 180 °C during growth. It should be mentioned that the average diffusion rate of S at 180 °C is about 17 m/s according to the Maxwell diffusion equation, which is much larger than the 5 seem gas flow. Therefore, the transfer of S to the substrate surrounding region was mainly by diffusion.
  • the function of the carrier gas Ar was for diluting and controlling the concentration of S.
  • the system was finally cooled down to room temperature quickly by opening the furnace and taking out the quartz tube, and 1000 seem Ar flow was used to remove the reactants.
  • This setup allowed the PTAS seeds 108 to be transferred from the seed reservoirs 110 to the growth substrate 102 under the growth temperature (650 °C).
  • PTAS was observed to more likely be deposited onto a hydrophilic surface (Si0 2 ) rather than onto the surfaces of 2D materials, which are highly hydrophobic, PTAS molecules 108 are "sowed" only in the regions without graphene 104. Since the growth of MoS 2 106 relies on the existence of the aromatic molecular seeds 108 in SPA-CVD, MoS 2 106 only grew on the area without graphene 104.
  • the parallel-stitched graphene-MoS 2 heterostructure 112 was, therefore, formed with the MoS 2 connected to the edge of graphene (G), as shown in FIG. 34, which shows a typical optical image of the growth results of the graphene-MoS 2 heterostructure, where the monolayer MoS 2 film covers most of the substrate, and where the flakes on the substrate are exfoliated graphene sheets with different thicknesses.
  • the insert in FIG. 34 shows a zoom-in optical image with a MoS 2 monolayer grown surrounding a piece of monolayer graphene (marked by the white dashed line). Similarly, lateral heterostructures between MoS 2 and various 2D materials can be obtained.
  • FIGS. 35 and 36 show typical results for parallel-stitched WS 2 -MoS 2 and hBN-MoS 2 heterostructures, respectively.
  • heterostructures 112 between MoS 2 106 and other 2D materials because the variety of the wettability of seeds 108 makes it possible to constrain the growth of 2D materials within a designed geometry if we locally change the wettability of the growth substrate 102 accordingly.
  • copper(II) To synthesize the vertically stacked heterostructures 112, copper(II)
  • a method for synthesizing a two-dimensional heterostructure comprising:
  • the patterned two-dimensional material defines at least one void through which an exposed region of the growth substrate is exposed; selectively depositing seed molecules either on the exposed region of the growth substrate or on the patterned first two-dimensional material; and growing a second two-dimensional material from the seed molecules, wherein the second two-dimensional material is distinct from the first two-dimensional material.
  • a device with a two-dimensional heterostructure comprising: a growth substrate; a pattern of a first two-dimensional material on the growth substrate, wherein patterned two- dimensional material defines at least one void; and a second two-dimensional material on the growth substrate in the void defined by the patterned first two-dimensional material, wherein the first two-dimensional material and the second two-dimensional material have a thickness no greater than 10 atomic layers, and wherein the second two-dimensional material fills the void but does not overlap with the first two-dimensional material by more than 50 nm.
  • a particular embodiment of the invention includes a plurality of system elements or method steps
  • those elements or steps may be replaced with a single element or step.
  • a single element or step may be replaced with a plurality of elements or steps that serve the same purpose.
  • those parameters or values can be adjusted up or down by 1/100 th , l/50 th , 1/20 ⁇ , 1/10 th , 1/5*, l/3 rd , 1/2, 2/3 rd , 3/4*, 4/5*, 9/10 111 , 19/20 111 , 49/50 111 , 99/100 111 , etc.

Landscapes

  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Carbon And Carbon Compounds (AREA)
  • Engineering & Computer Science (AREA)
  • Nanotechnology (AREA)

Abstract

A two-dimensional heterostructure is synthesized by producing a patterned first two- dimensional material on a growth substrate. The first two-dimensional material is patterned to define at least one void through which an exposed region of the growth substrate is exposed. Seed molecules are selectively deposited either on the exposed region of the growth substrate or on the patterned first two-dimensional material. A second two-dimensional material that is distinct from the first two-dimensional material is then grown from the deposited seed molecules.

Description

UNIVERSAL METHODOLOGY TO SYNTHESIZE DIVERSE
TWO-DIMENSIONAL HETEROSTRUCTURES
GOVERNMENT SUPPORT
[0001] This invention was made with U. S. Government support under Grant No.
DMR1004147 awarded by the National Science Foundation and under Grant No.
N000141210959 awarded by the Office of Naval Research and under Contract No.
W911NF13D0001 awarded by the Army Research Office. The U.S. Government has certain rights in the invention.
BACKGROUND
[0002] Large-scale integration of atomically thin metals (e.g., graphene), semiconductors (e.g., transition metal dichalcogenides (TMDs)), and insulators (e.g., hexagonal boron nitride) is critical for constructing the building blocks for future nanoelectronics and nanophotonics, as described in Roy, K., et al, "Graphene-MoS2 hybrid structures for multifunctional
photoresponsive memory devices," 8 Nat. Nanotechnol. 826-830 (2013); Yu, W. J., et al, "Vertically stacked multi-heterostructures of layered materials for logic transistors and complementary inverters," 12 Nat. Mater. 246-252 (2012); Dean, C. R., et al, "Boron nitride substrates for high-quality graphene electronics," 5 Nat. Nanotechnol. 722-726 (2010); Liu, Z., et al, "In-plane heterostructures of graphene and hexagonal boron nitride with controlled domain sizes," 8 Nat. Nanotechnol. 119-124 (2013); Yu, W. J., et al, "Highly efficient gate- tunable photocurrent generation in vertical heterostructures of layered materials," 8 Nat.
Nanotechnol. 952-958 (2013); and Britnell, L., et al, "Strong light-matter interactions in heterostructures of atomically thin films," 340 Science 1311-1314 (2013). However, the construction of in-plane heterostructures, especially between two atomic layers with large lattice mismatch, can be extremely difficult due to the strict requirement of spatial precision and the absence of a selective etching method.
[0003] As the fundamental limit of Moore's law is approaching, the global semiconductor industry is intensively looking for applications beyond complementary metal-oxide- semiconductor (CMOS) electronics. The atomically thin and ultra-flexible nature of two- dimensional (2D) materials [such as graphene, hexagonal boron nitride (hBN) and transition metal dichalcogenides (TMDs)] offer a competitive solution not only to push the forefront of semiconductor technology further, towards or perhaps beyond Moore's law, but also to potentially realize a vision of ubiquitous electronics and optoelectronics in the near future. Hybrid structures between 2D materials are essential building blocks with multi-functionality and broader capacity for nanoscale modern electronics and optoelectronics. The stacking of van der Waals heterostructures in the vertical direction can be accomplished by either mechanical transfer or hetero-epitaxy, whereas atomic stitching of 2D materials in the horizontal direction through conventional nanofabrication technology has proven to be far more challenging, mainly because of the lack of a selective etching method for each specific 2D material. Precise spatial control and self-limiting processes are highly desired to design and prepare lateral
heterostructures. Researchers have attempted to build lateral heterostructures between materials with similar lattice structures and small lattice mismatch, such as graphene-hBN, and TMD- TMD lateral heterostructures. However, parallel connection between two atomically layers with significant crystallographic dissimilarity, such as graphene-TMD or hBN-TMD lateral heterostructures, has never been achieved. Furthermore, most of these methods are not suitable for large-scale production.
BRIEF SUMMARY
[0004] Methods for synthesizing two-dimensional heterostructures and devices including those heterostructures are described herein, where various embodiments of the apparatus and methods may include some or all of the elements, features and steps described below.
[0005] A two-dimensional heterostructure can be synthesized by producing a patterned first two-dimensional material on a growth substrate. The first two-dimensional material is patterned to define at least one void through which an exposed region of the growth substrate is exposed. Seed molecules are selectively deposited either on the exposed region of the growth substrate or on the patterned first two-dimensional material. A second two-dimensional material that is distinct from the first two-dimensional material is then grown from the deposited seed molecules.
[0006] A device with a two-dimensional heterostructure includes a growth substrate; a pattern of a first two-dimensional material on the growth substrate, wherein patterned two-dimensional material defines at least one void; and a second two-dimensional material on the growth substrate in the void defined by the patterned first two-dimensional material, wherein the first two-dimensional material and the second two-dimensional material have a thickness no greater than 10 atomic layers, and wherein the second two-dimensional material fills the void but does not overlap with the first two-dimensional material by more than 50 nm. [0007] This general synthesis methodology can achieve both vertical and in-plane "parallel- stitched" heterostructures between two-dimensional (2D) and TMD materials, which enables both multifunctional electronic/optoelectronic devices and their large-scale integration. This is achieved via selective "sowing" of aromatic molecule seeds during the chemical -vapor- deposition growth. MoS2 is used as a model system to form heterostructures with a diverse selection of other 2D materials. Direct and controllable synthesis of large-scale parallel-stitched graphene-MoS2 heterostructures was further investigated. Unique nanometer overlapped junctions were obtained at the parallel-stitched interface, which are highly desirable both as metal-semiconductor contact and functional devices/sy stems, such as for use in logical integrated circuits (ICs) and broadband photodetectors.
BRIEF DESCRIPTION OF THE SEVERAL VIEWS OF THE DRAWINGS
[0008] To easily identify the discussion of any particular element or act, the most significant digit or digits in a reference number refer to the figure number in which that element is first introduced.
[0009] FIG. 1 is a schematic illustration of a CVD apparatus and process for the synthesis of a parallel-stitched 2D-TMD heterostructure 112.
[0010] FIG. 2 includes a schematic illustration of a parallel-stitched heterostructure 112 of graphene(G) 104 and MoS2 106, at left, an optical-microscope image of such a structure next to it, and spectroscopic images of this structure in the two images at right. The boundaries between M0S2 106 and the pre-existing 2D graphene 104 are marked by the white dashed line. The scale bars are 5 μπι. Insets in the optical images are the AFM images on the heteroj unction (the scale bars are 500 nm).
[0011] FIG. 3 includes a schematic illustration of a parallel-stitched heterostructure 112 of WS2 104 and M0S2 106, at left, an optical-microscope image of such a structure next to it, and spectroscopic images of this structure in the two images at right. The boundaries between MoS2 106 and the pre-existing 2D WS2 104 are marked by the white dashed line. The scale bars are 5 μπι. Insets in the optical images are the AFM images on the heteroj unction (the scale bars are 500 nm).
[0012] FIG. 4 includes a schematic illustration of a parallel-stitched heterostructure 112 of hexagonal boron nitride (bBN) 104 and M0S2 106, at left, an optical -microscope image of such a structure next to it, and spectroscopic images of this structure in the two images at right. The boundaries between M0S2 106 and the pre-existing 2D hBN 104 are marked by the white dashed line. The scale bars are 5 μιη. Insets in the optical images are the AFM images on the
heteroj unction (the scale bars are 500 nm).
[0013] FIG. 5 plots typical photoluminescence (PL) spectra and Raman spectra (inset) collected on MoS2 106 and pre-existing 2D graphene 104 areas of a parallel-stitched
heterostructure 112.
[0014] FIG. 6 plots typical PL spectra and Raman spectra (inset) collected on MoS2 106 and pre-existing 2D WS2 104 areas of a parallel-stitched heterostructure 112.
[0015] FIG. 7 plots typical PL spectra and Raman spectra (inset) collected on MoS2 106 and pre-existing 2D hBN 104 areas of a parallel-stitched heterostructure 112.
[0016] FIG. 8 is a low-magnification BF-TEM image showing a graphene-MoS2 interface of a parallel-stitched graphene MoS2 interface, showing a first 2D material (graphene) 104, a second 2D material (MoS2) 106, and the vacuum 802 beyond the second 2D material 106.
[0017] FIG. 9 is an URTEM image showing the atom arrangement at a heteroj unction of graphene 104 and MoS2 106 with a 2.5-nm overlapping region 902.
[0018] FIG. 10 is an optical image of a periodic array of graphene 104 and MoS2 106 produced by parallel stitching of graphene 104 and MoS2 106.
[0019] FIG. 11 is the corresponding mapping image of G-band intensity of graphene 104 in the array of FIG. 10.
[0020] FIG. 12 is the corresponding mapping image of PL intensity of MoS2 106 in the array of FIG. 10.
[0021] FIG. 13 includes optical images before (top) and after (bottom) MoS2 106 is grown on a graphene 104 stencil pattern with the "MIT" logo.
[0022] FIG. 14 is a mapping image of the G-band intensity of graphene 104 in the logo of FIG. 13.
[0023] FIG. 15 is a mapping images of the PL intensity of MoS2 106 in the logo of FIG. 13.
[0024] FIG. 16 is an optical image of a MoS2-106-filled MIT mascot, " Tim the beaver", in a graphene 104 pattern.
[0025] FIG. 17 is the corresponding mapping image of G-band intensity of graphene 104 in the pattern of FIG. 16.
[0026] FIG. 18 is the corresponding mapping image of PL intensity of MoS2 106 in the pattern defined by the graphene 104 of FIG. 16. [0027] FIG. 19 plots the transport measurement results of a large-scale integrated circuit application of a parallel-stitched heteroj unction of graphene 104 and MoS2 106. The output characteristics of the graphene-MoS2 heteroj unction are plotted with different gate biases from - 20V to 30V with 5V intervals. The upper inset is a microscopic image of the four-probe graphene-MoS2 heteroj unction device on top of 300 nm of Si02 as the back gate dielectric. The lower inset is a schematic of the device with graphene 104 as the positive side and MoS2 106 as the negative side of the junction.
[0028] FIG. 20 is a plot of the barrier height at the lateral 2002 and vertical 2004 graphene- MoS2 heterojunctions as a function of the gate voltage of the heteroj unction of FIG. 19.
[0029] FIG. 21 is a microscopic image of a test chip of logic circuit arrays 2102 based on the parallel-stitched graphene-MoS2 heterojunctions.
[0030] FIG. 22 is a microscopic image and transistor-level schematic of a diode-connected transistor, including graphene 104, MoS2 106, a positive-voltage terminal 2202, and a negative- voltage terminal 2204, where the length of the white scale bar is 10 μιη.
[0031] FIG. 23 is a plot of the I-V characteristic of the diode-connected transistor of FIG. 22, where the inset plots the I-V characteristic of the diode in a log scale. The on-off ratio is around 106.
[0032] FIG. 24 is a microscopic image and transistor-level schematic of an inverter, where the white scale bar is 10 μιη.
[0033] FIG. 25 is a plot of the voltage transfer characteristic of the inverter of FIG. 24, with the power supply voltage (Vdd) from 3 V to 6V. The inset is a plot of the corresponding voltage gain (Av = dVout/dVin) of the inverter.
[0034] FIG. 26 plots the transient response of the inverter of FIG. 24.
[0035] FIG. 27 is a microscopic image and transistor-level schematic of a NAND gate, where the image at left is a microscopic image and transistor-level schematic of an inverter, where the length of the white scale bar is 10 μιη.
[0036] FIG. 28 plots the transient response of the NAND gate of FIG. 27.
[0037] FIG. 29 is a schematic illustration of a laser 2902 directed onto a parallel-stitched heteroj unction of graphene 104 and MoS2 2902 bounded by gold terminals 2904 to generate a photoresponse.
[0038] FIG. 30 is a scanning photocurrent microscopy image of a device, as shown in FIG. 29, with an incident laser wavelength of 532 nm and a power of 118 μ\Υ. The measurement was performed at room temperature (300 K). The white dashed lines represent the profile of the device obtained from the reflectance image.
[0039] FIG. 31 plots the current photoresponsivity [R, = IphlWiaser, wherein Iph is the photocurrent (or short-circuit current), and wherein Wiaser is the incident laser power] as a function of the temperature. The square and circular dots are measured with the excitation laser wavelength of 532 nm and 830 nm, respectively.
[0040] FIG. 32 is a plot of voltage photoresponsivity (Rv = VphlWiaser, wherein Vph is the photovoltage, or open-circuit voltage) with the laser beam shining at the graphene-MoS2 interface (squares) and at the MoS2-Au interface (circles) as a function of the chopper frequency that modulates the amplitude of the excitation laser. From the frequency dependence, we are able to extract the time constant of the photodetector (the elbow of the dotted curves) to be around 33 μβ.
[0041] FIG. 33 is a schematic illustration of a CVD process for the synthesis of the parallel- stitched graphene-MoS2 heterostructure 112.
[0042] FIG. 34 is a microscopic image of a typical growth result of a parallel-stitched heterostructure of graphene-MoS2. The insert shows the corresponding high-magnification optical images with the 2D graphene (G) flakes surrounded by the monolayer MoS2 that was grown.
[0043] FIG. 35 is a microscopic image of a typical growth result of a parallel-stitched heterostructure of WS2-MoS2. The insert shows the corresponding high-magnification optical images with the 2D WS2 flakes surrounded by the monolayer MoS2 that was grown.
[0044] FIG. 36 is a microscopic image of a typical growth result of a parallel-stitched heterostructure of hBN-MoS2. The insert shows the corresponding high-magnification optical images with the 2D hBN flakes surrounded by the monolayer MoS2 that was grown.
[0045] FIG. 37 shows typical atomic force microscope (AFM) images of the parallel-stitched graphene(G)-MoS2 heterostructure (left), WS2-MoS2 heterostructure (center), and hBN-MoS2 heterostructure (right). The inserts in each case show a zoom-in image at the heteroj unction.
[0046] FIG. 38 plots the height cross-section analysis of the AFM image of the overlapping region of a parallel-stitched graphene-MoS2 heterostructure of FIG. 37.
[0047] FIG. 39 includes high-magnification BF-TEM images of the graphene-MoS2 heterostructures with the following different sizes for their overlapping regions 902: (a) 26 nm (left); (b) 21 nm (center), and (c) 13 nm (right). DETAILED DESCRIPTION
[0048] The foregoing and other features and advantages of various aspects of the invention(s) will be apparent from the following, more-particular description of various concepts and specific embodiments within the broader bounds of the invention(s). Various aspects of the subject matter introduced above and discussed in greater detail below may be implemented in any of numerous ways, as the subject matter is not limited to any particular manner of implementation. Examples of specific implementations and applications are provided primarily for illustrative purposes.
[0049] Unless otherwise herein defined, used or characterized, terms that are used herein (including technical and scientific terms) are to be interpreted as having a meaning that is consistent with their accepted meaning in the context of the relevant art and are not to be interpreted in an idealized or overly formal sense unless expressly so defined herein. For example, if a particular composition is referenced, the composition may be substantially (though not perfectly) pure, as practical and imperfect realities may apply; e.g., the potential presence of at least trace impurities (e.g., at less than 1 or 2%) can be understood as being within the scope of the description. Likewise, if a particular shape is referenced, the shape is intended to include imperfect variations from ideal shapes, e.g., due to manufacturing tolerances. Percentages or concentrations expressed herein can be in terms of weight or volume.
[0050] Although the terms, first, second, third, etc., may be used herein to describe various elements, these elements are not to be limited by these terms. These terms are simply used to distinguish one element from another. Thus, a first element, discussed below, could be termed a second element without departing from the teachings of the exemplary embodiments.
[0051] Spatially relative terms, such as "above," "below," "left," "right," "in front," "behind," and the like, may be used herein for ease of description to describe the relationship of one element to another element, as illustrated in the figures. It will be understood that the spatially relative terms, as well as the illustrated configurations, are intended to encompass different orientations of the apparatus in use or operation in addition to the orientations described herein and depicted in the figures. For example, if the apparatus in the figures is turned over, elements described as "below" or "beneath" other elements or features would then be oriented "above" the other elements or features. Thus, the exemplary term, "above," may encompass both an orientation of above and below. The apparatus may be otherwise oriented {e.g., rotated 90 degrees or at other orientations) and the spatially relative descriptors used herein interpreted accordingly. [0052] Further still, in this disclosure, when an element is referred to as being "on," "connected to," "coupled to," "in contact with," etc., another element, it may be directly on, connected to, coupled to, or in contact with the other element or intervening elements may be present unless otherwise specified.
[0053] The terminology used herein is for the purpose of describing particular embodiments and is not intended to be limiting of exemplary embodiments. As used herein, singular forms, such as "a" and "an," are intended to include the plural forms as well, unless the context indicates otherwise. Additionally, the terms, "includes," "including," "comprises" and
"comprising," specify the presence of the stated elements or steps but do not preclude the presence or addition of one or more other elements or steps.
[0054] Described herein is a methodology to achieve both the vertically stacked and parallel- stitched heterostructures between two kinds of 2D materials regardless of the lattice mismatch between materials, with large-scale production capability. In these methods, during the chemical vapor deposition (CVD) of TMDs, as described in US Pat. App. Pub. No. 2015/0064471 Al and in Zhang, X.-Q., et al, "Synthesis of lateral heterostructures of semiconducting atomic layers," 15 Nano Lett. 410-415 (2015), aromatic molecules, which are used as seeds to facilitate the growth, can be "sowed" either on the substrate or on another pre-deposited 2D material, in which the "sowing" process is selective depending on the wettability of seeds and surfaces. Consequently, vertically stacked or parallel-stitched heterostructures between TMDs and diverse 2D materials can be achieved regardless of lattice mismatch between materials. Vertical heterostructures are fabricated through sowing seeds on top of a 2D material, while lateral heterostructures are fabricated through sowing seeds on the blank region of a substrate. This technique offers an opportunity to synthesize most of the basic functional building blocks for electronic and optoeletronic devices in two dimensions, including metal-semiconductor {e.g., graphene-MoS2), semiconductor-semiconductor {e.g., WS2-MoS2), and insulator-semiconductor {e.g., hBN- MoS2) heterostructures, both horizontally and vertically.
[0055] A growth procedure of the parallel-stitched heterostructure 112 between a TMD and another 2D material through the selective "sowing" of perylene-3,4,9,10-tetracarboxylic acid tetrapotassium salt (PTAS) molecules on the growth substrate 102 is illustrated in FIG. 1. The details of this procedure are described in the Methods section and in the Supplementary
Exemplification section, below. The first 2D material 104 is transferred onto a Si02/Si substrate (growth substrate 102) and can be patterned by lithography and etching. PTAS molecules were deposited onto a substrate (seed reservoir 110) placed next to the growth substrate 102. At the elevated growth temperature in the presence of a carrier gas, the PTAS molecules 108 from the source 110 reach the growth substrate 102. From our studies, it was observed that PTAS is more likely to be deposited onto a hydrophilic surface (e.g., Si02) rather than on the surfaces of 2D materials, which are mostly hydrophobic. PTAS molecules 108 are therefore "sowed" only in the exposed regions of the growth substrate 102 without the first 2D material 104 to promote the growth of the second 2D material 106 [here, a transition metal dichalcogenide (TMD)] within the Si02 region 102 with abundant seed molecules 108, whereas there is very limited TMD growth in the first 2D material region 104 due to the negligible amount of seed molecules 108 in this region. Consequently, the growth of the second 2D material 106 only occurs in the exposed Si02 regions 102, allowing the formation of parallel-stitched heterostructures 112 along the edges of the first 2D material 104.
[0056] FIGS. 2-7 show the growth results of parallel-stitched heterostructures 112 of graphene-MoS2, WS2-MoS2 and hBN-MoS2 as the prototypes of metal-semiconductor (M-S), semiconductor-semiconductor (S-S), and insulator-semiconductor (I-S) heterostructures 112, respectively. Optical microscopy (shown in FIGS. 2, 3, and 4), atomic force microscopy (AFM) (seen in the insets of the optical images of FIGS. 2, 3, 4, and in FIG. 37), and spectroscopy characterizations (shown in FIGS. 5-7) were carried out. These studies reveal that high-quality MoS2 is grown on the exposed Si02 regions 102, not on top of the first 2D materials 104, but are well connected with them at the edges with minimal overlaps 902. The photoluminescence (PL) and Raman spectra are collected on and outside the first 2D materials 104, as shown in FIGS. 5- 7. The intense PL signal around 1.85 eV, and the E2g and Alg Raman modes (Δω=21 cm"1) obtained in the MoS2 region (red traces in FIGS. 5-7) indicates the high quality of the monolayer MoS2. While on top of the first 2D materials 104 (plotted in FIGS. 5-7), only the Raman modes from them (e.g., for monolayer graphene: G-band at 1582 cm"1 and G'-band at 2676 cm"1; WS2: 174, 295, 322, 350 and 417 cm"1; hBN: 1368 cm"1) were observed. The intensity mappings of the Raman (or PL) signals from the first 2D materials 104 and the PL from MoS2 106 further indicate that high-quality monolayer MoS2 106 was only grown outside the first 2D materials 104 (as seen in FIGS. 2-4). We consequently conclude that sharp and well-stitched boundaries were formed at the edges of the first 2D materials 104 with no breaks or tears.
[0057] The formation of parallel-stitched heterostructures 112 between MoS2 and various 2D materials shows that this approach provides a universal methodology to construct diverse parallel-stitched heterostructures 112 of 2D materials. With a similar strategy, vertically stacked heterostructures 112 between 2D materials can also be constructed. In this case, copper(II) 1,2,3,4,8,9,10, 11,15, 16,17, 18,22,23,24,25^
molecules were used as the seeds and deposited onto graphene or hBN. Under the growth condition, monolayer MoS2 nucleates and grows around the seeds on graphene or hBN, forming the MoS2/graphene (or hBN) vertically stacked two-dimensional heterostructure 112 (see the Supplementary Exemplification section, below, and Ling, X., et al, "Role of the seeding promoter in MoS2 growth by chemical vapor deposition," Nano Lett. 14, 464-472 (2014). With the selective "sowing" methodology, we are, therfore, able to synthesize most of the basic functional building blocks for electronic and optoeletronic devices in two dimensions.
[0058] Since there is a large lattice mismatch (25%) between graphene and MoS2, the epitaxial growth between graphene and MoS2 is, in principle, more difficult than that between graphene and hBN or between two different TMDs. High-resolution transmission electron microscopy (HRTEM) was, therefore, carried out on the graphene-MoS2 parallel-stitched heterostructures 104/106 for structural characterization (as seen in FIGS. 8 and 9). Selected-area TEM
diffractograms indicate that the dark area 902 between the dashed lines in FIG. 9 consists of graphene and MoS2, while only MoS2 106 (left side) or graphene 104 (right side) can be observed outside the interface region. This indicates that MoS2 106 overlaps with graphene 104 at the boundary between them. The width of most of the overlapping region 902 is typically 2-30 nm. FIG. 9 shows a heteroj unction with an overlap region 902 that is only 2.5 nm wide. The atomic structures can clearly be seen on the MoS2, graphene, and overlapping regions 902; and diffractograms through fast Fourier transform (FFT) in each of these three regions revealed a diffraction pattern from the MoS2 lattice structure with a spacing of 2.7 A, corresponding to the (100) planes and 2.1 A spacing from (110) planes of graphene lattice structure. The FFT diffraction pattern of the overlapping region 902 indicates that there is a 5° rotation angle between the MoS2 106 and graphene 104 lattices, while the corresponding MoS2 106 and graphene 104 lattice spacings individually remain at 2.7 A and 2.1 A, respectively, in the overlapping region 902, indicating that there is no lattice distortion at their interface. Similar analysis was done on additional samples, which shows that the rotation angles between the two materials 104 and 106 are all within a small range of 0-10°.
[0059] A closer look revealed more atomic defects in the overlapping region 902 than were found in the regions away from the interface. The main two kinds of defects found in the MoS2 lattice are Mo-Mo bond defects and -S- bridge defects. The -S- bridge defect looks like an eight-member ring in the lattice, while the Mo-Mo bond defect corresponds to a 4+8-member ring. Both defects have been observed at MoS2 grain boundaries. In the overlapping regions 902 of the lateral structures, however, the MoS2 defects are mainly eight-member ring defects, indicating that the absence of seed molecules 108 on graphene 104 is related to a lack of sulfur for growth of MoS2 106. Possibly, the increased density of defects at the interface results in the inhibition of MoS2 growth further into the graphene region 104.
[0060] One unique advantage of the parallel-stitching method is that it enables large-scale integration. Demonstrated herein is the construction of many graphene-MoS2 parallel-stitched heterostructures 112 with arbitrary patterns (as seen in FIGS. 10-18). These Figures show the typical optical images and spectroscopy characterization of a parallel-stitched graphene-MoS2 heterostructure array (FIGS. 10-12), the Massachusetts Institute of Technology (MIT) logo (FIGS. 13-15), and the MIT mascot, "Tim the Beaver" (FIGS. 16-18). One can observe that the mapping images of the G-band Raman intensity from graphene (FIGS. 11, 14, and 17) and PL intensity from MoS2 (FIGS. 12, 15and 18) are highly correlated with each other and match well with the corresponding optical image (FIGS. 10, 13, and 16). The AFM image in the inset in FIG. 10 indicates that the periodic heterostructures 104 and 106 are well connected with very narrow overlaps at the interfaces. These morphological and spectroscopic measurement results give further evidence that the MoS2 106 and graphene 104 are separated in space and stitched together at the edges. Using this method, one can design graphene-MoS2 heterojunctions at will. As shown by the MoS2-filled "MIT" logo (as seen in FIGS. 13-15) and MoS2-filled MIT mascot, "Tim the Beaver" (as seen in FIGS. 16-18), the spatial resolution of the MoS2 patterns 106 in the images can be as low as 1 μιη (limited by the spatial resolution of the spectrometer). The geometrical flexibility, high controllability and large-scale fabrication capability offers great opportunity for 2D hybrid multifunctional applications.
[0061] Transport measurements across graphene-MoS2 parallel-stitched heterojunctions indicate that a weak tunneling barrier forms at the junction. The inset in FIG. 19 shows an optical image of the device, while the plot shows both the reverse-bias current (when Vj<0) and the forward-bias current (when Vj>0) increase superlinearly with the junction voltage. This behavior is an indication that a tunneling barrier is present. FIG. 20 shows the measured barrier height (ΦΒ) for lateral 2002 and vertical 2004 graphene-MoS2 heterojunctions (from
temperature-dependent measurements) as a function of gate voltage, the barrier height is extracted to be around 70 meV at zero gate voltage and less than 20 meV at high positive gate voltage (VG > 30 V), which is similar to that for the graphene-MoS2 vertically stacked heterostructure 112. The junction resistance (Rj = Vj I Ij) is around 0.3 kQ mm when MoS2 is turned on (VQ = 30V). Recent works have shown that graphene-MoS2 vertically stacked heterostructures, when used as contacts to MoS2 channels, can lead to a much lower contact resistance than conventional metal contacts. The vertically stacked structures, however, would suffer from various problems when the MoS2 transistors are scaled down to nanometer scale, such as (i) difficulty in alignment with a high spatial resolution, (ii) the lack of a selective etching technique, and (iii) the large parasitic impedances. In contrast, the parallel-stitched junctions grown with the method presented herein can serve as a self-aligned lateral Ohmic contact to the MoS2 channel. Such contact has been referred to as ID contact, and has been shown to be able to address these problems very well without degrading contact quality.
Implementing these ID contacts has previously been a tremendously challenging task but can be simply realized with our selective "sowing" method here.
[0062] Using graphene-MoS2 parallel-stitched heterostructures 112 as the source/drain contacts of top-gated MoS2 transistors, we fabricated arrays of the basic building blocks of integrated circuits 2102 (shown in FIGS. 21-28). FIG. 22 shows the microscopic image and the transistor-level schematic of a diode-connected MoS2 transistor, indicating good rectifying behavior (with an on-off current ratio on the order of 106) obtained according to the I-V characteristics in FIG. 23. Based on the direct-coupled transistor logic (DCTL) technology, as described in Wang, H., et al., "Integrated circuits based on bilayer MoS2 transistors." 12 Nano Lett. 4674-4680 (2012), which has been widely used in high-speed logic circuits with low power consumption, we successfully fabricated inverter (FIGS. 24-26) and NAND gates (FIGS. 27 and 28), which are a complete set of logic circuits and can, in principle, realize any two-level combinational logics. FIG. 24 plots the typical voltage transfer characteristics of an inverter, with the power supply voltage (Vdd) ranging from 3 V to 6V, with a full logic swing and a symmetric and abrupt on-off transition. The voltage gain, given by Av = dV0Ut/dVin, as shown in the inset of FIG. 24 has a sharp peak at the medium voltage level (Vdd/2), with a value up to 7. This, together with the well-matched input-output range, guarantees the normal operation when multiple stages of logic gates are cascaded. FIGS. 26 and 28 show the transient responses of an inverter and a NAND gate, respectively, in which the output voltage of the inverter is always the opposite of the input voltage, and the output voltage of the NAND gate is "low" only when both its inputs are "high".
[0063] In spite of the weak barrier at the parallel-stitched graphene-MoS2 heterojuction, prominent photocurrent response can still be observed, with the excitation photon energy both above (2.33 eV or 532 nm) and below (1.49 eV or 830 nm) the bandgap of MoS2 (1.85 eV). From the scanning photocurrent spectroscopy measurements, as shown in FIG. 30, with zero junction voltage bias (Vj = 0), relatively large photoresponses (triggered by the laser light 2902 near the interface of graphene 104 and MoS2 106 and at the interface of MoS2 106 and Au 2904 (as shown in FIG. 29) were observed with both laser excitation wavelengths, but the
photoresponse at the graphene-MoS2 junction was measured to be at least one order of magnitude larger than that at the MoS2-Au junction. The spatial asymmetry of the photocurrent profile along the junction and the weak temperature dependence (as seen in FIG. 31) indicate that the photoresponse of these devices is dominated by the photothermoelectric (PTE) effect. Due to the large Seeback coefficient difference between graphene 104 and MoS2 106, when light 2902 is being absorbed at the graphene 104 side, the resulting temperature rise leads to the large photoresponse.
[0064] Such PTE photodetectors are promising candidates for broadband photodetection at or near room temperature. In the near- to mid-infrared range, the PTE photodetectors, unlike the conventional photovoltaic or photoconductive detectors, do not specify any spectrum limit; and they convert the incident photon energies into heat, which can be accumulated for a known time interval and thus can operate at room temperature. Additionally, the Seebeck coefficients of monolayer MoS2 and graphene are around 104 and 102 μΥίΚ, respectively. With such a large difference in Seebeck coefficients and given that graphene has broadband light absorption, MoS2 and graphene can provide an excellent combination for use in PTE photodetectors. Furthermore, the ultra-thin lateral structure of the devices makes it easier to generate large temperature gradients compared with vertical heterostructures, and the device responds faster to the changing light field due to its much smaller heat capacity than do bulk materials. Using a mechanical chopper modulated laser source, the response time of the device is extracted to be around 33 (FIG. 32), which is faster than MoS2 photodetectors. Our findings suggest that the graphene- MoS2 parallel-stitched heterojunctions may be useful in room-temperature broadband photoimaging applications.
[0065] In summary, as conventional lithography/selective etching is incapable for use in the large scale integration of 2D materials to achieve various M-S, S-S, S-I, M-I junctions for future electronics and optoelectronics, in this work a universal methodology is proposed to address such challenges. By introducing the selective "sowing" of the molecules as seeds at different positions on a growth substrate 102 during the synthesis of monolayer TMD materials, heterojunctions of TMD with other 2D materials can be constructed, either vertically or horizontally. The method of heteroj unction formation is effective, simple and powerful, not only offering solutions for large-scale 2D material integration, but also enabling versatile parallel- stitched in-plane junctions which are unique in structure and properties, thus offering
tremendous potential, as demonstrated through the example of large-scale manufacturing of parallel-stitched graphene-MoS2 heterostructures 112 and the investigation of their potential applications.
Methods
Heterostructure growth:
[0066] In this work, graphene was prepared by either mechanical exfoliation or CVD growth and transferred onto a cleaned 300-nm-thick Si02/Si substrate. Other 2D materials (WS2 and hBN) were prepared by mechanical exfoliation. For the parallel-stitched heterostructures 112 between MoS2 and other 2D materials, PTAS molecules were used as seeds 108. A 300-nm-thick Si02/Si substrate (serving at the growth substrate 102) coated with the first 2D material 104 (pre-annealed at 380 °C for 2 hours with 200 seem Ar/200 seem H2 gas flow as protection) was suspended between two Si02/Si substrates with abundant PTAS 108 as the seed reservoir 110, as shown in FIG. 33. All of these substrates were faced down and placed in a crucible containing molybdenum oxide (M0O3) precursor 3302. This crucible was put in the middle of a 1-inch quartz tube reaction chamber, with another sulfur (S) containing crucible upstream in the quartz tube. Before heating, the whole CVD system was purged with 1000 seem Ar (99.999% purity) for three minutes. Next, 5 seem Ar was introduced into the system as a carrier gas. The system was heated to 650 °C at a rate of 15 °C /min, and MoS2 was synthesized at 650 °C for three minutes under atmospheric pressure. The temperature at the position where the sulfur was located was set to be around 180 °C during growth. The system was finally cooled down to room temperature quickly by opening the furnace and taking out the quartz tube, and 1000 seem Ar flow was used to remove the reactants. The vertically stacked heterostructures 112 were achieved using a similar process but by vacuum thermal evaporation of Fi6CuPc molecules on the substrate 102 as seeds 108.
TEM characterization:
[0067] An as-grown graphene-MoS2 heterostructure 112 was transferred onto a transmission- electron-microscope (TEM) grid (Quantifoil, No.656-200-CU from TED PELLA, INC., of Redding, California, USA) using a poly(methyl methacrylate) (PMMA) transfer layer, as described in US Patent No. 8,535,553 B2 and in US App. Pub. No. 2014/0245946 Al . After transfer onto a TEM grid, the PMMA was removed under vacuum annealing at 350 °C for half an hour. High-resolution-transmission-electron-microscopy (HRTEM) characterization of the heterostructure 112 at the atomic scale was carried out with a JOEL ARM 200CF TEM (from JEOL USA, Peabody, Massachusetts, USA) equipped with a cold field-emission electron source and two spherical-aberration correctors operated under an accelerating voltage of 80 kV to reduce radiation damage.
AFM and spectroscopy characterization:
[0068] The AFM characterization was carried out on a DIMENSION 3100 instrument, commercially available from Veeco Instruments Inc. of Plainview, New York, USA. PL and Raman spectra were carried out on a HR800 system from Horiba Jobin-Yvon of Edison, New Jersey, USA, and Kyoto, Japan, and an Alpha300-Confocal Raman Microscope from WITec Instruments of Ulm, Germany. The laser excitation wavelength for the PL and Raman measurements was typically 532.5 nm. The laser power on the sample was about 0.1 mW. A 100X objective was used to focus the laser beam. The spectral parameters were obtained by fitting the peaks using Lorentzian/Gaussian mixed functions, as appropriate. For Raman and PL mapping, the scan step is 0.8 μπι on the Horiba Jobin-Yvon HR800 system and 0.3 μπι on the WITec Alpha300-Confocal Raman Microscope.
Device fabrication and measurement:
[0069] The MoS2-graphene heterostructures were first transferred onto the 300-nm-thick Si02/Si substrates through the PMMA transfer technique, as mentioned earlier. E-beam lithography (EBL) and e-beam evaporation followed by a lift-off process were used to deposit Au to a thickness of 20 nm as the Ohmic contacts. Another EBL and reactive ion etching (RIE) with oxygen plasma were used to define the channel area. For top-gated devices, a thickness of 35 nm of A1203 was deposited through atomic layer deposition (ALD) as the gate dielectric, followed by an e-beam evaporation of 30 nm of Pd as the gate electrodes.
[0070] The transport measurements were carried out in vacuum (~10"5 Torr) using a semiconductor parameter analyzer (Agilent 4155C analyzer from Agilent Technologies of Santa Clara, California, USA) and a cryogenic probe station (from Lake Shore Cryotronics, Inc., of Westerville, Ohio). The spatial photoresponse of the devices was measured with a confocal laser scanning microscopy setup. The chips were wire-bonded onto a chip carrier and mounted in a ST-500 helium optical cryostat (from Janis Research Company of Woburn, Massachusetts, USA) equipped with electrical connections, a well-defined microscopic optical path and a temperature- controlling system. Supplemental Exemplification of the Materials Growth:
[0071] In this work, graphene was prepared by both mechanical exfoliation and chemical vapor deposition (CVD) growth and transferred onto a cleaned 300-nm-thick Si02/Si substrate. Other two-dimensional (2D) materials (WS2 and hBN) were prepared by mechanical exfoliation. CVD graphene was synthesized on copper foil (99.9%, 127μπι thick, Alfa Aesar) using low- pressure chemical vapor deposition inside a one-inch quartz tube. Before the growth, the copper foil was annealed under 10-sccm hydrogen (H2) (-400 mTor) for 30 min. During the growth, one-sccm methane (CH4) and 50-sccm H2 were introduced for one hour (~ 1.5 mTor). After that, the copper foil was cooled down to room temperature under the same atmosphere. For the graphene transfer process, poly(methyl methacrylate) (PMMA, 4.5% in anisole) was spun coated onto the graphene/copper foil at 2500 rpm. The copper foil was etched using a copper etchant (CE-100 etchant from Transene Company, Inc., of Danvers, Massachusetts, USA). After etching, the film with graphene and PMMA was transferred to another water bath to remove the residual etchant. After replacing the water three times, the graphene was transferred onto a 300- nm-thick Si02/Si substrate; and the PMMA was removed by acetone vapor.
[0072] A schematic illustration of the CVD setup and the process for the synthesis of the parallel-stitched graphene-MoS2 heterostructure 112 is provided in FIG. 33. To synthesize the parallel-stitched heterostructure 112 between MoS2 and other 2D materials, based on the seeding promoter-assisted CVD (SPA-CVD) growth of monolayer MoS2, perylene-3,4,9,10- tetracarboxylic acid tetrapotassium salt (PTAS) molecules were chosen as seeds. PTAS was prepared by mixing 3,4,9,10-perylene tetracarboxylic dianhydride (PTCDA) and ethanol and KOH and refluxing for 20 hours. PTAS was filtrated out by adding ethyl ether as an extracting agent. PTAS powder was obtained after evaporating water. 0.1 mol/L PTAS/water solution was prepared for use. Taking graphene-MoS2 as an example, a 300-nm-thick Si02/Si substrate with either exfoliated or patterned CVD graphene, which was used as a growth substrate 102, was suspended between two Si02/Si substrates with coated PTAS as the seed reservoir 110, as shown in FIG. 33.
[0073] It should be mentioned that, before loading the growth substrate 102 into the furnace, annealing was done at 380 °C for two hours to the growth substrate 102 to remove the residue with the protection of 200 seem Ar and 200 seem H2, which reduced the possible influence of the residues and impurities to the nucleation of the MoS2. All of these substrates were faced down and placed in a crucible containing molybdenum oxide (M0O3) precursor. This crucible was put in the middle of a one-inch quartz tube reaction chamber, with another sulfur(S)- containing crucible upstream in the quartz tube. Before heating, the whole CVD system was purged with 1000 seem Ar (99.999% purity) for 3 min. Then, 5 seem Ar was introduced into the system as a carrier gas. The system was heated to 650 °C at a rate of 15 °C /min, and MoS2 was synthesized at 650 °C for 3 min under atmospheric pressure. The temperature, at the position where sulfur located, was around 180 °C during growth. It should be mentioned that the average diffusion rate of S at 180 °C is about 17 m/s according to the Maxwell diffusion equation, which is much larger than the 5 seem gas flow. Therefore, the transfer of S to the substrate surrounding region was mainly by diffusion. The function of the carrier gas Ar was for diluting and controlling the concentration of S. The system was finally cooled down to room temperature quickly by opening the furnace and taking out the quartz tube, and 1000 seem Ar flow was used to remove the reactants.
[0074] This setup allowed the PTAS seeds 108 to be transferred from the seed reservoirs 110 to the growth substrate 102 under the growth temperature (650 °C). PTAS, however, was observed to more likely be deposited onto a hydrophilic surface (Si02) rather than onto the surfaces of 2D materials, which are highly hydrophobic, PTAS molecules 108 are "sowed" only in the regions without graphene 104. Since the growth of MoS2 106 relies on the existence of the aromatic molecular seeds 108 in SPA-CVD, MoS2 106 only grew on the area without graphene 104. The parallel-stitched graphene-MoS2 heterostructure 112 was, therefore, formed with the MoS2 connected to the edge of graphene (G), as shown in FIG. 34, which shows a typical optical image of the growth results of the graphene-MoS2 heterostructure, where the monolayer MoS2 film covers most of the substrate, and where the flakes on the substrate are exfoliated graphene sheets with different thicknesses. The insert in FIG. 34 shows a zoom-in optical image with a MoS2 monolayer grown surrounding a piece of monolayer graphene (marked by the white dashed line). Similarly, lateral heterostructures between MoS2 and various 2D materials can be obtained. FIGS. 35 and 36 show typical results for parallel-stitched WS2-MoS2 and hBN-MoS2 heterostructures, respectively.
[0075] The freedom of choice of different aromatic molecular seeds 108, which enhances the nucleation process in growth, offers an opportunity to construct different types of
heterostructures 112 between MoS2 106 and other 2D materials, because the variety of the wettability of seeds 108 makes it possible to constrain the growth of 2D materials within a designed geometry if we locally change the wettability of the growth substrate 102 accordingly. To synthesize the vertically stacked heterostructures 112, copper(II)
1,2,3,4,8,9,10, 11, 15, 16,17, 18,22,23,24,25-hexadecafluoro-29H,31H-phthalocyanine (F16CuPc) molecules were deposited on the growth substrate 102 (on which other 2D material was transferred beforehand) as seeds 108 by standard vacuum thermal evaporation. Then, the regular process was carried out to synthesize monolayer MoS2 106. Since Fi6CuPc 108 could remain on graphene 104 or hBN 104 under the growth conditions, the vertically stacked heterostructure 112 between MoS2 and graphene or hBN was obtained.
[0076] Further examples consistent with the present teachings are set out in the following numbered clauses:
[0077] 1. A method for synthesizing a two-dimensional heterostructure, comprising:
producing a pattern of a first two-dimensional material onto a growth substrate, wherein the patterned two-dimensional material defines at least one void through which an exposed region of the growth substrate is exposed; selectively depositing seed molecules either on the exposed region of the growth substrate or on the patterned first two-dimensional material; and growing a second two-dimensional material from the seed molecules, wherein the second two-dimensional material is distinct from the first two-dimensional material.
[0078] 2. The method of clause 1, wherein the growth substrate has a hydrophilic surface.
[0079] 3. The method of any of clauses 1-2, wherein the first two-dimensional material is hydrophobic.
[0080] 4. The method of any of clauses 1-3, wherein the first two-dimensional material and the second two-dimensional material have respective crystalline structures with a substantial lattice mismatch.
[0081] 5. The method of any of clauses 1-4, wherein the seed molecules are perylene-3,4,9, 10- tetracarboxylic acid tetrapotassium salt molecules.
[0082] 6. The method of any of clauses 1-5, wherein the first two-dimensional material is selected from a metal, a semiconductor and an insulator.
[0083] 7. The method of any of clauses 1-6, wherein the first two-dimensional material is selected from graphene, hexagonal boron nitride, and a transition metal dichalcogenide.
[0084] 8. The method of any of clauses 1-7, wherein the second two-dimensional material comprises a transition metal dichalcogenide.
[0085] 9. The method of any of clauses 1-8, wherein the seed molecules selectively deposit on the exposed region of the growth substrate.
[0086] 10. The method of any of clauses 1-9, wherein the second two-dimensional material is grown side-by-side with the first two-dimensional material. [0087] 11. The method of any of clauses 1-10, wherein the first two-dimensional material and the second two-dimensional material overlap by no more than 50 nm.
[0088] 12. The method of any of clauses 1-11, wherein the seed molecules are selectively grown on the first two-dimensional material.
[0089] 13. The method of any of clauses 1-12, wherein the seed molecules are copper(II) 1,2,3,4,8,9,10, 11, 15, 16,17, 18,22,23,24,25-hexadecafluoro-29H,31H-phthalocyamine molecules.
[0090] 14. The method of any of clauses 1-13, wherein the second two-dimensional material is grown on the first two-dimensional material.
[0091] 15. The method of any of clauses 1-14, wherein the growth substrate comprises silica.
[0092] 16. The method of any of clauses 1-15, wherein the first two-dimensional material and the second two-dimensional material have a thickness no greater than 10 atomic layers.
[0093] 17. The method of any of clauses 1-16, further comprising depositing the first two- dimensional material on the growth substrate and then patterning the first two-dimensional material on the growth substrate.
[0094] 18. A device with a two-dimensional heterostructure, comprising: a growth substrate; a pattern of a first two-dimensional material on the growth substrate, wherein patterned two- dimensional material defines at least one void; and a second two-dimensional material on the growth substrate in the void defined by the patterned first two-dimensional material, wherein the first two-dimensional material and the second two-dimensional material have a thickness no greater than 10 atomic layers, and wherein the second two-dimensional material fills the void but does not overlap with the first two-dimensional material by more than 50 nm.
[0095] 18. The device of clause 19, wherein the growth substrate has a hydrophilic surface.
[0096] 19. The device of any of clauses 17-18, wherein the first two-dimensional material is hydrophobic.
[0097] 20. The device of any of clauses 17-19, wherein the first two-dimensional material and the second two-dimensional material have respective crystalline structures with a substantial lattice mismatch.
[0098] 21. The device of any of clauses 17-20, further comprising aromatic seed molecules at an interface between the growth substrate and the second two-dimensional material.
[0099] 22. The device of any of clauses 17-21, wherein the aromatic seed molecules comprise perylene-3,4,9,10-tetracarboxylic acid tetrapotassium salt molecules. [00100] 23. The device of any of clauses 17-22, wherein the first two-dimensional material and the second two-dimensional material are components of a logic integrated circuit.
[00101] 24. The device of any of clauses 17-23, wherein the first two-dimensional material and the second two-dimensional material are components of a broadband photodetector.
[00102] In describing embodiments of the invention, specific terminology is used for the sake of clarity. For the purpose of description, specific terms are intended to at least include technical and functional equivalents that operate in a similar manner to accomplish a similar result.
Additionally, in some instances where a particular embodiment of the invention includes a plurality of system elements or method steps, those elements or steps may be replaced with a single element or step. Likewise, a single element or step may be replaced with a plurality of elements or steps that serve the same purpose. Further, where parameters for various properties or other values are specified herein for embodiments of the invention, those parameters or values can be adjusted up or down by 1/100th, l/50th, 1/20ώ, 1/10th, 1/5*, l/3rd, 1/2, 2/3rd, 3/4*, 4/5*, 9/10111, 19/20111, 49/50111, 99/100111, etc. (or up by a factor of 1, 2, 3, 4, 5, 6, 8, 10, 20, 50, 100, etc.), or by rounded-off approximations thereof, unless otherwise specified. Moreover, while this invention has been shown and described with references to particular embodiments thereof, those skilled in the art will understand that various substitutions and alterations in form and details may be made therein without departing from the scope of the invention. Further still, other aspects, functions, and advantages are also within the scope of the invention; and all embodiments of the invention need not necessarily achieve all of the advantages or possess all of the characteristics described above. Additionally, steps, elements and features discussed herein in connection with one embodiment can likewise be used in conjunction with other
embodiments. The contents of references, including reference texts, journal articles, patents, patent applications, etc., cited throughout the text are hereby incorporated by reference in their entirety; and appropriate components, steps, and characterizations from these references may or may not be included in embodiments of this invention. Still further, the components and steps identified in the Background section are integral to this disclosure and can be used in
conjunction with or substituted for components and steps described elsewhere in the disclosure within the scope of the invention. In method claims (or where methods are elsewhere recited), where stages are recited in a particular order— with or without sequenced prefacing characters added for ease of reference— the stages are not to be interpreted as being temporally limited to the order in which they are recited unless otherwise specified or implied by the terms and phrasing.

Claims

CLAIMS What is claimed is:
1. A method for synthesizing a two-dimensional heterostructure, comprising:
producing a patterned first two-dimensional material on a growth substrate, wherein the patterned first two-dimensional material defines at least one void through which an exposed region of the growth substrate is exposed;
selectively depositing seed molecules either on the exposed region of the growth substrate or on the patterned first two-dimensional material; and
growing a second two-dimensional material from the seed molecules, wherein the second two-dimensional material is distinct from the patterned first two-dimensional material.
2. The method of claim 1, wherein the growth substrate has a hydrophilic surface.
3. The method of claim 2, wherein the patterned first two-dimensional material is
hydrophobic.
4. The method of claim 3, wherein the patterned first two-dimensional material and the second two-dimensional material have respective crystalline structures with a substantial lattice mismatch.
5. The method of claim 3, wherein the seed molecules are perylene-3,4,9, 10-tetracarboxylic acid tetrapotassium salt molecules.
6. The method of claim 3, wherein the patterned first two-dimensional material is selected from a metal, a semiconductor and an insulator.
7. The method of claim 3, wherein the patterned first two-dimensional material is selected from graphene, hexagonal boron nitride, and a transition metal dichalcogenide.
8. The method of claim 7, wherein the second two-dimensional material comprises a
transition metal dichalcogenide.
9. The method of claim 3, wherein the seed molecules selectively deposit on the exposed region of the growth substrate.
10. The method of claim 9, wherein the second two-dimensional material is grown side-by- side with the patterned first two-dimensional material.
11. The method of claim 10, wherein the patterned first two-dimensional material and the second two-dimensional material overlap by no more than 50 nm.
12. The method of claim 1, wherein the seed molecules are selectively grown on the
patterned first two-dimensional material.
13. The method of claim 12, wherein the seed molecules are copper(II)
1,2,3,4,8,9,10, 11, 15, 16,17, 18,22,23,24,25-hexadecafluoro-29H,31H-phthalocyamine molecules.
14. The method of claim 12, wherein the second two-dimensional material is grown on the patterned first two-dimensional material.
15. The method of claim 1, wherein the growth substrate comprises silica.
16. The method of claim 1, wherein the patterned first two-dimensional material and the second two-dimensional material have a thickness no greater than 10 atomic layers.
17. The method of claim 1, further comprising depositing the first two-dimensional material on the growth substrate and then patterning the first two-dimensional material on the growth substrate.
18. A device with a two-dimensional heterostructure, comprising:
a growth substrate;
a pattern of a first two-dimensional material on the growth substrate, wherein patterned two-dimensional material defines at least one void; and
a second two-dimensional material on the growth substrate in the void defined by the patterned first two-dimensional material, wherein the first two-dimensional material and the second two-dimensional material have a thickness no greater than 10 atomic layers, and wherein the second two-dimensional material fills the void but does not overlap with the first two-dimensional material by more than 50 nm.
19. The device of claim 18, wherein the growth substrate has a hydrophilic surface.
20. The device of claim 18, wherein the first two-dimensional material is hydrophobic.
21. The device of claim 20, wherein the first two-dimensional material and the second two- dimensional material have respective crystalline structures with a substantial lattice mismatch.
22. The device of claim 18, further comprising aromatic seed molecules at an interface between the growth substrate and the second two-dimensional material.
23. The device of claim 22, wherein the aromatic seed molecules comprise perylene- 3,4,9, 10-tetracarboxylic acid tetrapotassium salt molecules.
24. The device of claim 18, wherein the first two-dimensional material and the second two- dimensional material are components of a logic integrated circuit.
25. The device of claim 18, wherein the first two-dimensional material and the second two- dimensional material are components of a broadband photodetector.
PCT/US2016/065887 2015-12-10 2016-12-09 Universal methodology to synthesize diverse two-dimensional heterostructures Ceased WO2017100616A1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US201562265966P 2015-12-10 2015-12-10
US62/265,966 2015-12-10

Publications (1)

Publication Number Publication Date
WO2017100616A1 true WO2017100616A1 (en) 2017-06-15

Family

ID=59013621

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2016/065887 Ceased WO2017100616A1 (en) 2015-12-10 2016-12-09 Universal methodology to synthesize diverse two-dimensional heterostructures

Country Status (2)

Country Link
US (1) US9812525B2 (en)
WO (1) WO2017100616A1 (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2019092521A1 (en) * 2017-11-07 2019-05-16 King Abdullah University Of Science And Technology Method for growing a transition metal dichalcogenide layer, transition metal dichalcogenide growth device, and method for forming a semiconductor device
WO2019206786A1 (en) 2018-04-25 2019-10-31 Aixtron Se Component coated with multiple two-dimensional layers, and coating method
CN110551986A (en) * 2018-05-31 2019-12-10 本田技研工业株式会社 Method for direct patterned growth of atomic layer transition metal dichalcogenides
KR20210056554A (en) * 2019-11-11 2021-05-20 한양대학교 산학협력단 Method for selectively manufacturing a material film and Method for manufacturing a metal film

Families Citing this family (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10217819B2 (en) * 2015-05-20 2019-02-26 Samsung Electronics Co., Ltd. Semiconductor device including metal-2 dimensional material-semiconductor contact
WO2017218488A1 (en) * 2016-06-13 2017-12-21 Cornell University Apparatuses with atomically-thin ohmic edge contacts between two-dimensional materials, methods of making same, and devices comprising same
US11069822B2 (en) * 2016-07-08 2021-07-20 Cornell University Transition metal chalcogenide van der waals films, methods of making same, and apparatuses and devices comprising same
CN107481924A (en) * 2017-07-16 2017-12-15 北京工业大学 A kind of preparation method of the lateral hetero-junctions of thin graphene/molybdenum disulfide
CN107527968A (en) * 2017-07-16 2017-12-29 北京工业大学 A kind of lateral heterojunction photoelectric detector structure of graphene molybdenum disulfide
CN111566783B (en) 2017-10-17 2023-10-24 阿卜杜拉国王科技大学 Semiconductor devices and methods having lateral semiconductor heterojunctions
CN107818921A (en) * 2017-10-20 2018-03-20 北京工业大学 A kind of preparation method based on two dimensional surface heterojunction enhancement type FET
CN108198753A (en) * 2017-12-29 2018-06-22 中国科学院半导体研究所 The method that selectivity patterning prepares curing hafnium boron nitride heterojunction material
JP7084586B2 (en) * 2018-01-15 2022-06-15 国立研究開発法人産業技術総合研究所 Laminated body containing single crystal diamond substrate
CN110098104B (en) * 2018-01-20 2021-01-26 清华大学 A method for preparing patterned two-dimensional transition metal chalcogenide nanomaterials
WO2020041650A1 (en) * 2018-08-23 2020-02-27 Massachusetts Institute Of Technology Atomic precision control of wafer-scale two-dimensional materials
WO2020069312A1 (en) * 2018-09-28 2020-04-02 The Penn State Research Foundation Method of growing crystalline layers on amorphous substrates using two-dimensional and atomic layer seeds
US11289582B2 (en) * 2019-05-23 2022-03-29 Taiwan Semiconductor Manufacturing Company, Ltd. Single-crystal hexagonal boron nitride layer and method forming same
CN111257599B (en) * 2019-12-13 2022-04-26 国家纳米科学中心 Near-field optical characterization method for charge transfer between heterojunction layers
KR102757005B1 (en) * 2020-04-29 2025-01-21 삼성디스플레이 주식회사 Method of manufacturing semiconductor element
CN112768566A (en) * 2021-02-01 2021-05-07 上海理工大学 Photocell preparation method based on molybdenum disulfide as carrier
US11784119B2 (en) * 2021-03-30 2023-10-10 Taiwan Semiconductor Manufacturing Company, Ltd. Three dimensional integrated circuit and fabrication thereof
CN113578348B (en) * 2021-06-07 2023-07-04 安徽大学 Two-dimensional in-plane heterogeneous CuS/CuO, and preparation method and application thereof
CN113555417B (en) * 2021-07-20 2024-06-07 中国科学院半导体研究所 Rectifier
CN113707752B (en) * 2021-07-26 2024-06-04 北京工业大学 Two-dimensional material CrPS4Method for constructing visible-near infrared photoelectric detector of heterojunction
JP2025008479A (en) * 2023-07-05 2025-01-20 東京エレクトロン株式会社 Adsorption control method and film forming apparatus
CN117802467A (en) * 2023-12-29 2024-04-02 长春理工大学 Two-dimensional materials with wrinkled structures, preparation methods thereof, and devices with superhydrophobic surfaces
CN118702093A (en) * 2024-06-11 2024-09-27 香港科技大学(广州) Material preparation method and device structure
CN119815988B (en) * 2025-03-13 2025-06-17 湖南大学 A two-dimensional heterojunction material with tunable interlayer exciton localization and valley polarization and a preparation method thereof

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20120082866A1 (en) * 2010-09-30 2012-04-05 Seagate Technology Llc PATTERNED TEMPLATE WITH 1xN NUCLEATION SITE TO GRAIN GROWTH FOR UNIFORM GRAIN SIZE RECORDING MEDIA
US20150064471A1 (en) * 2013-08-28 2015-03-05 Massachusetts Institute Of Technology Seed for Metal Dichalcogenide Growth by Chemical Vapor Deposition

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20120082866A1 (en) * 2010-09-30 2012-04-05 Seagate Technology Llc PATTERNED TEMPLATE WITH 1xN NUCLEATION SITE TO GRAIN GROWTH FOR UNIFORM GRAIN SIZE RECORDING MEDIA
US20150064471A1 (en) * 2013-08-28 2015-03-05 Massachusetts Institute Of Technology Seed for Metal Dichalcogenide Growth by Chemical Vapor Deposition

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
GONG ET AL.: "Two-Step Growth of Two-Dimensional WSe2/MoSe2 Heterostructures", NANO LETTERS, vol. 15, no. 9, 3 August 2015 (2015-08-03), XP055391585, Retrieved from the Internet <URL:http://pubs.acs.org/doi/abs/10.1021/acs.nanolett.5b02423> [retrieved on 20170131] *
LING ET AL.: "Parallel Stitching of 2D Materials", ADVANCED MATERIALS, vol. 28, no. 12, 27 January 2016 (2016-01-27), pages 2322 - 2329, XP055391593, Retrieved from the Internet <URL:https://arxiv.org/ftp/arxiv/papers/1512/1512.04492.pdf> [retrieved on 20170131] *

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2019092521A1 (en) * 2017-11-07 2019-05-16 King Abdullah University Of Science And Technology Method for growing a transition metal dichalcogenide layer, transition metal dichalcogenide growth device, and method for forming a semiconductor device
US11538682B2 (en) 2017-11-07 2022-12-27 King Abdullah University Of Science And Technology Method for growing a transition metal dichalcogenide layer, transition metal dichalcogenide growth device, and method for forming a semiconductor device
WO2019206786A1 (en) 2018-04-25 2019-10-31 Aixtron Se Component coated with multiple two-dimensional layers, and coating method
DE102018109936A1 (en) * 2018-04-25 2019-10-31 Aixtron Se Component coated with several two-dimensional layers and coating methods
CN110551986A (en) * 2018-05-31 2019-12-10 本田技研工业株式会社 Method for direct patterned growth of atomic layer transition metal dichalcogenides
CN110551986B (en) * 2018-05-31 2022-04-05 本田技研工业株式会社 Method for direct patterned growth of atomic layer transition metal dichalcogenides
KR20210056554A (en) * 2019-11-11 2021-05-20 한양대학교 산학협력단 Method for selectively manufacturing a material film and Method for manufacturing a metal film
KR102368955B1 (en) 2019-11-11 2022-03-02 한양대학교 산학협력단 Method for selectively manufacturing a material film and Method for manufacturing a metal film

Also Published As

Publication number Publication date
US20170170260A1 (en) 2017-06-15
US9812525B2 (en) 2017-11-07

Similar Documents

Publication Publication Date Title
US9812525B2 (en) Universal methodology to synthesize diverse two-dimensional heterostructures
Suenaga et al. Surface-mediated aligned growth of monolayer MoS2 and in-plane heterostructures with graphene on sapphire
Vu et al. One-step synthesis of NbSe2/Nb-doped-WSe2 metal/doped-semiconductor van der Waals heterostructures for doping controlled ohmic contact
Yao et al. 2D layered material alloys: Synthesis and application in electronic and optoelectronic devices
Liu et al. High performance visible photodetectors based on thin two-dimensional Bi2Te3 nanoplates
Xu et al. Synthesis, properties and applications of 2d layered m iii x vi (m= ga, in; x= s, se, te) materials
Zhang et al. Interlayer transition and infrared photodetection in atomically thin type-II MoTe2/MoS2 van der Waals heterostructures
Duan et al. Two-dimensional transition metal dichalcogenides as atomically thin semiconductors: opportunities and challenges
Dai et al. Layer-controlled synthesis of wafer-scale MoSe2 nanosheets for photodetector arrays
Ling et al. Parallel stitching of two-dimensional materials
Ma et al. Immobilized precursor particle driven growth of centimeter-sized MoTe2 monolayer
Yao et al. Ultrasensitive 2D/3D heterojunction multicolor photodetectors: A synergy of laterally and vertically aligned 2D layered materials
Park et al. Hybrid characteristics of MoS2 monolayer with organic semiconducting tetracene and application to anti-ambipolar field effect transistor
Ai et al. Recent advances of photodetection technology based on main group III–V semiconductors
Gao et al. Novel two‐dimensional monoelemental and ternary materials: growth, physics and application
Yin et al. Substrate‐Free Chemical Vapor Deposition of Large‐Scale III–V Nanowires for High‐Performance Transistors and Broad‐Spectrum Photodetectors
Kang et al. Ultraviolet-C photodetector fabricated using Si-doped n-AlGaN nanorods grown by MOCVD
Lu et al. Epitaxial growth of large-scale In 2 S 3 nanoflakes and the construction of a high performance In 2 S 3/Si photodetector
Seo et al. MoS2/p-Si heterojunction with graphene interfacial layer for high performance 940 nm infrared photodetector
Kapatel et al. Atomically thin WSe2 nanosheets for fabrication of high-performance p-Si/WSe2 heterostructure
Withanage et al. Low pressure CVD growth of 2D PdSe2 thin film and its application in PdSe2-MoSe2 vertical heterostructure
Verhagen et al. Chemical vapor deposition of MoS2 for energy harvesting: Evolution of the interfacial oxide layer
Kim et al. Atomic Layer MoS2 x Te2 (1–x) Ternary Alloys: Two-Dimensional van der Waals Growth, Band gap Engineering, and Electrical Transport
Zhang et al. Sulfur-passivated InSb nanowires for infrared photodetectors
Yun et al. Van der Waals Multilayered Films: Wafer‐Scale Synthesis and Applications in Electronics and Optoelectronics

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 16873943

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 16873943

Country of ref document: EP

Kind code of ref document: A1