WO2017040482A1 - Fiducial mark for chip bonding - Google Patents
Fiducial mark for chip bonding Download PDFInfo
- Publication number
- WO2017040482A1 WO2017040482A1 PCT/US2016/049413 US2016049413W WO2017040482A1 WO 2017040482 A1 WO2017040482 A1 WO 2017040482A1 US 2016049413 W US2016049413 W US 2016049413W WO 2017040482 A1 WO2017040482 A1 WO 2017040482A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- lesd
- electrically conductive
- mounting region
- alignment mark
- conductive pad
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Ceased
Links
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0266—Marks, test patterns or identification means
- H05K1/0269—Marks, test patterns or identification means for visual or optical inspection
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/18—Printed circuits structurally associated with non-printed electric components
- H05K1/189—Printed circuits structurally associated with non-printed electric components characterised by the use of flexible or folded printed circuits
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10H—INORGANIC LIGHT-EMITTING SEMICONDUCTOR DEVICES HAVING POTENTIAL BARRIERS
- H10H20/00—Individual inorganic light-emitting semiconductor devices having potential barriers, e.g. light-emitting diodes [LED]
- H10H20/80—Constructional details
- H10H20/85—Packages
- H10H20/857—Interconnections, e.g. lead-frames, bond wires or solder balls
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W46/00—Marks applied to devices, e.g. for alignment or identification
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
- H10W70/01—Manufacture or treatment
- H10W70/05—Manufacture or treatment of insulating or insulated package substrates, or of interposers, or of redistribution layers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
- H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
- H10W70/62—Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their interconnections
- H10W70/63—Vias, e.g. via plugs
- H10W70/635—Through-vias
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
- H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
- H10W70/67—Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their insulating layers or insulating parts
- H10W70/68—Shapes or dispositions thereof
- H10W70/685—Shapes or dispositions thereof comprising multiple insulating layers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
- H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
- H10W70/67—Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their insulating layers or insulating parts
- H10W70/688—Flexible insulating substrates
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
- H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/11—Printed elements for providing electric connections to or between printed circuits
- H05K1/111—Pads for surface mounting, e.g. lay-out
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/09654—Shape and layout details of conductors covering at least two types of conductors provided for in H05K2201/09218 - H05K2201/095
- H05K2201/09745—Recess in conductor, e.g. in pad or in metallic substrate
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09818—Shape or layout details not covered by a single group of H05K2201/09009 - H05K2201/09809
- H05K2201/09918—Optically detected marks used for aligning tool relative to the PCB, e.g. for mounting of components
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10007—Types of components
- H05K2201/10106—Light emitting diode [LED]
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistors
- H05K3/32—Assembling printed circuits with electric components, e.g. with resistors electrically connecting electric components or wires to printed circuits
- H05K3/321—Assembling printed circuits with electric components, e.g. with resistors electrically connecting electric components or wires to printed circuits by conductive adhesives
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistors
- H05K3/32—Assembling printed circuits with electric components, e.g. with resistors electrically connecting electric components or wires to printed circuits
- H05K3/34—Assembling printed circuits with electric components, e.g. with resistors electrically connecting electric components or wires to printed circuits by soldering
- H05K3/341—Surface mounted components
- H05K3/3431—Leadless components
- H05K3/3436—Leadless components having an array of bottom contacts, e.g. pad grid array or ball grid array components
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10H—INORGANIC LIGHT-EMITTING SEMICONDUCTOR DEVICES HAVING POTENTIAL BARRIERS
- H10H20/00—Individual inorganic light-emitting semiconductor devices having potential barriers, e.g. light-emitting diodes [LED]
- H10H20/01—Manufacture or treatment
- H10H20/036—Manufacture or treatment of packages
- H10H20/0364—Manufacture or treatment of packages of interconnections
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W46/00—Marks applied to devices, e.g. for alignment or identification
- H10W46/101—Marks applied to devices, e.g. for alignment or identification characterised by the type of information, e.g. logos or symbols
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W46/00—Marks applied to devices, e.g. for alignment or identification
- H10W46/301—Marks applied to devices, e.g. for alignment or identification for alignment
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W46/00—Marks applied to devices, e.g. for alignment or identification
- H10W46/601—Marks applied to devices, e.g. for alignment or identification for use after dicing
- H10W46/607—Located on parts of packages, e.g. on encapsulations or on package substrates
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/071—Connecting or disconnecting
- H10W72/072—Connecting or disconnecting of bump connectors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/071—Connecting or disconnecting
- H10W72/072—Connecting or disconnecting of bump connectors
- H10W72/07221—Aligning
- H10W72/07223—Active alignment, e.g. using optical alignment using marks or sensors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/071—Connecting or disconnecting
- H10W72/073—Connecting or disconnecting of die-attach connectors
- H10W72/07321—Aligning
- H10W72/07323—Active alignment, e.g. using optical alignment using marks or sensors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/071—Connecting or disconnecting
- H10W72/075—Connecting or disconnecting of bond wires
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/071—Connecting or disconnecting
- H10W72/075—Connecting or disconnecting of bond wires
- H10W72/07521—Aligning
- H10W72/07523—Active alignment, e.g. using optical alignment using marks or sensors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/20—Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/20—Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
- H10W72/251—Materials
- H10W72/252—Materials comprising solid metals or solid metalloids, e.g. PbSn, Ag or Cu
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/20—Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
- H10W72/251—Materials
- H10W72/253—Materials not comprising solid metals or solid metalloids, e.g. polymers or ceramics
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/20—Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
- H10W72/281—Auxiliary members
- H10W72/287—Flow barriers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/30—Die-attach connectors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/30—Die-attach connectors
- H10W72/351—Materials of die-attach connectors
- H10W72/353—Materials of die-attach connectors not comprising solid metals or solid metalloids, e.g. ceramics
- H10W72/354—Materials of die-attach connectors not comprising solid metals or solid metalloids, e.g. ceramics comprising polymers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/30—Die-attach connectors
- H10W72/381—Auxiliary members
- H10W72/387—Flow barriers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/50—Bond wires
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/50—Bond wires
- H10W72/551—Materials of bond wires
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/90—Bond pads, in general
- H10W72/931—Shapes of bond pads
Definitions
- Circuits and assemblies are often used as connectors in various applications of electronics equipment, such as printers, computers, monitors and the like. Such circuits offer a benefit over previously used rigid circuit boards in both flexibility and space savings.
- an attachment technique may be utilized.
- Various dies attachment techniques have been used for, e.g., flip chip dies, including attachment using solder bump and eutectic bonding, which are attractive due to the need for less attachment material (and correspondingly, lower cost) and performance and better reliability.
- Eutectic bonding generally takes place through inter-metallic bonding of gold and tin.
- it requires a high level of placement accuracy between die pads and the LED being attached.
- the present disclosure relates to a flexible multilayer construction for mounting a light emitting semiconductor device (LESD).
- a fiducial alignment mark is disposed within a LESD mounting region of the flexible multilayer construction.
- the fiducial alignment mark can be disposed within an interior perimeter of the first or second electrically conductive pads that can couple to terminals of an LESD.
- the fiducial mark forms a groove in the electrically conductive pad and is adapted to be proximate to and extend along a side of a first electrically conductive terminal of an LESD mounted in the LESD mounting region, such that when the first electrically conductive terminal is being electrically connected to the first electrically conductive pad using a conductive material that flows away from the first electrically conductive terminal toward the first groove, the first groove is sufficiently deep and wide so that a substantial portion of the flowing first electrically conductive terminal at least partially fills the first groove.
- the present description relates to a flexible multilayer construction for mounting a light emitting semiconductor device (LESD).
- This construction includes a flexible multilayer construction for mounting a light emitting semiconductor device (LESD), includes a flexible dielectric substrate having an LESD mounting region, first and second electrically conductive pads disposed in the LESD mounting region for electrically connecting to corresponding first and second electrically conductive terminals of an LESD received in the LESD mounting region, and a first fiducial alignment mark for an accurate placement of an LESD in the LESD mounting region.
- the first fiducial alignment mark disposed within the LESD mounting region.
- the present description relates to a LESD package.
- the LESD package includes the flexible multilayer construction described herein and an LESD mounted in the LESD mounting region of the flexible dielectric substrate.
- the LESD having a first conductive terminal electrically connected to the first electrically conductive pad and a second conductive terminal electrically connected to the second electrically conductive pad. At least a portion of the first fiducial alignment mark is visible in a plan view of the LESD package.
- the present description relates to a flexible multilayer construction for mounting a light emitting semiconductor device (LESD).
- the construction includes a flexible dielectric substrate comprising opposing top and bottom major surfaces and an LESD mounting region on the top major surface for receiving an LESD and first and second electrically conductive pads disposed in the LESD mounting region for electrically connecting to corresponding first and second electrically conductive terminals of an LESD received in the LESD mounting region.
- One or more grooves are formed in the first electrically conductive pad within an interior of a perimeter of the first and optionally second electrically conductive pad.
- Each of the one or more grooves is adapted to be proximate to and extend along a side of a first electrically conductive terminal of an LESD mounted in the LESD mounting region, such that when the first electrically conductive terminal is being electrically connected to the first electrically conductive pad using a conductive material that flows away from the first electrically conductive terminal toward the one or more grooves.
- the one or more grooves are sufficiently deep and wide so that a substantial portion of the flowing first electrically conductive terminal at least partially fills the one or more grooves.
- the present description relates to a method of fabricating a flexible multilayer construction for mounting a light emitting semiconductor device (LESD).
- the method includes providing a flexible dielectric substrate having opposing top and bottom major surfaces and defining an LESD mounting region on the top major surface of the flexible dielectric substrate for receiving an LESD. Then the method includes forming a pattern corresponding to a first fiducial alignment mark in the LESD mounting region, and forming first and second electrically conductive pads in the LESD mounting region on the top major surface of the flexible dielectric substrate for electrically connecting to corresponding first and second electrically conductive terminals of an LESD received in the LESD mounting region. The first electrically conductive pad bordering a perimeter of the first fiducial mark. Then the method includes removing the pattern resulting in a first fiducial alignment mark formed within an interior of a perimeter of the first electrically conductive pad.
- FIG. 1 is a schematic diagram top plan view of a flexible LESD assembly according to the present description
- FIG. 2 is a schematic diagram cross-sectional view of a flexible LESD assembly of FIG.l taken along line 2-2;
- FIG. 3 is a schematic diagram perspective view of a flexible LESD assembly according to the present description.
- FIG. 4 is a schematic diagram perspective view of a sectioned portion of the assembled flexible
- spatially related terms including but not limited to, “lower,” “upper,” “beneath,” “below,” “above,” and “on top,” if used herein, are utilized for ease of description to describe spatial relationships of an element(s) to another.
- Such spatially related terms encompass different orientations of the device in use or operation in addition to the particular orientations depicted in the figures and described herein. For example, if an object depicted in the figures is turned over or flipped over, portions previously described as below or beneath other elements would then be above those other elements.
- an element, component or layer for example when an element, component or layer for example is described as forming a "coincident interface" with, or being “on” “connected to,” “coupled with,” “stacked on” or “in contact with” another element, component or layer, it can be directly on, directly connected to, directly coupled with, directly stacked on, in direct contact with, or intervening elements, components or layers may be on, connected, coupled or in contact with the particular element, component or layer, for example.
- an element, component or layer for example is referred to as being “directly on,” “directly connected to,” “directly coupled with,” or “directly in contact with” another element, there are no intervening elements, components or layers for example.
- the present disclosure relates to a flexible light emitting semiconductor device (LESD) assembly.
- a flexible multilayer construction for mounting a light emitting semiconductor device (LESD).
- a fiducial alignment mark is disposed within a LESD mounting region of the flexible multilayer construction.
- the fiducial alignment mark can be disposed within an interior perimeter of the first or second electrically conductive pads that can couple to terminals of an LESD.
- the fiducial mark forms a groove in the electrically conductive pad and is adapted to be proximate to and extend along a side of a first electrically conductive terminal of an LESD mounted in the LESD mounting region, such that when the first electrically conductive terminal is being electrically connected to the first electrically conductive pad using a conductive material that flows away from the first electrically conductive terminal toward the first groove, the first groove is sufficiently deep and wide so that a substantial portion of the flowing first electrically conductive terminal at least partially fills the first groove. While the present disclosure is not so limited, an appreciation of various aspects of the disclosure will be gained through a discussion of the examples provided below.
- FIG. 1 is a schematic diagram top plan view of a flexible LESD assembly 100 according to the present description.
- FIG. 2 is a schematic diagram cross-sectional view of a flexible LESD assembly 100 of FIG.1 taken along line 2-2.
- the flexible multilayer construction for mounting a light emitting semiconductor device (LESD)
- the 100 includes a flexible dielectric substrate 110 having opposing top and bottom major surfaces 112,114 and an LESD mounting region 120 on the top major surface 112 for receiving an LESD 200.
- the LESD can include a light emitting diode or a laser diode.
- the flexible dielectric substrate 110 is formed of a polymer material.
- the flexible dielectric substrate is formed of polyimide.
- the flexible dielectric substrate is formed of any other number of appropriate flexible polymers, including, but not limited to polyethylene terephthalate (PET), liquid crystalline polymer, polycarbonate, polyether ether ketone, or thermoplastic polymer.
- PET polyethylene terephthalate
- liquid crystalline polymer polycarbonate
- polyether ether ketone polyether ether ketone
- thermoplastic polymer thermoplastic polymer
- a first electrically conductive pad 130 and a second electrically conductive pad 140 is located or disposed in the LESD mounting region 120 for electrically connecting to a corresponding first electrically conductive terminal 210 and a second electrically conductive terminal 220 of an LESD 200 received in the LESD mounting region 120.
- a fiducial alignment mark 150 is disposed or located within the LESD mounting region 120. The fiducial alignment mark 150 provides for accurate placement of an LESD 200 in the LESD mounting region 120.
- the flexible LESD assembly 100 can include two or more fiducial alignment marks 150, as desired.
- fiducial alignment marks 150 are illustrated on the first electrically conductive pad
- fiducial alignment marks can be disposed on only the second electrically conductive pad 140. In some embodiments, fiducial alignment marks can be disposed on both the first electrically conductive pad 130 and the second electrically conductive pad 140.
- the one or more fiducial alignment marks 150 are disposed within an interior 165, 175 of a perimeter 160, 170 of the first and/or second electrically conductive pads 130, 140. In some embodiments, the fiducial alignment mark 150 is disposed between the first and second electrically conductive pads 130, 140. In these embodiments, the fiducial alignment mark 150 can be electrically insulating. The one or more fiducial alignment marks 150 can extend into and form one or more recesses in the first and/or second electrically conductive pads 130, 140 or can extend away from and form one more protrusions from the first and/or second electrically conductive pads 130, 140. The one or more fiducial alignment marks 150 can be independently electrically conductive or electrically insulative.
- the fiducial alignment mark forms a recess in the first electrically conductive pad
- the recess can be formed any number of ways. In some of these embodiments, the fiducial alignment mark forms a recess in the first electrically conductive pad by removing some of the electrically conductive pad. In other embodiments, the fiducial alignment mark forms a recess in the first electrically conductive pad by eletroplating a metal around the first fiducial alignment mark.
- the fiducial alignment mark forms a protrusion from the first electrically conductive pad
- the protrusion can be formed any number of ways. In some of these embodiments, the fiducial alignment mark forms a protrusion from the first electrically conductive pad by depositing a pattern on the first electrically conductive pad. In other embodiments, the fiducial alignment mark forms a protrusion from the first electrically conductive pad by by removing some of the electrically conductive pad.
- the flexible multilayer construction for mounting a light emitting semiconductor device (LESD) 100 includes two or more a fiducial alignment marks 150, spaced apart from each other and disposed within the LESD mounting region 120 or disposed within the interior 165, 175 of the perimeter 160, 170 of the first and/or second electrically conductive pad 130, 140.
- a first fiducial alignment mark 150 is disposed within or located within the interior 165 of the perimeter 160 of the first electrically conductive pad 130 and a second fiducial alignment mark 150 is disposed within or located within the interior 175 of the perimeter 170 of the second electrically conductive pad 140.
- An LESD package includes the flexible multilayer construction 100 described herein and the LESD 200 mounted in the LESD mounting region 120 of the flexible dielectric substrate 110.
- the LESD 200 can includes a first conductive terminal 210 electrically connected to the first electrically conductive pad 130 and a second conductive terminal 220 electrically connected to the second electrically conductive pad 140.
- at least a portion of the fiducial alignment mark 150 is visible in a plan view (see FIG. 1) of the LESD package.
- the entire fiducial alignment mark 150 is visible in a plan view of the LESD package.
- a first conductive material 215 is disposed between and connecting the first conductive terminal 210 to the first electrically conductive pad 130 and a second conductive material disposed 225 is between and connecting the second conductive terminal 220 to the second electrically conductive pad 140.
- the first and second conductive materials 215, 225 can independently be formed of one or more of a conductive paste, a conductive adhesive or a solder bump, for example.
- a first electrically conductive wire connects the first conductive terminal to the first electrically conductive pad 130 and a second electrically conductive wire connects the second conductive terminal to the second electrically conductive pad 140.
- the flexible multilayer construction 100 can further include a plurality of vias formed in the LESD mounting region 120. Each via extending between the top and bottom major surfaces 112, 114 and filled with an electrically conductive material to form a plurality of electrically conductive filled vias 135, 145. A first electrically conductive filled via 135 is electrically connected to the first electrically conductive pad 130. A second conductive filled via 145 is electrically connected to the second electrically conductive pad 140.
- FIG. 3 is a schematic diagram perspective view of a flexible LESD assembly 100 according to the present description.
- FIG. 4 is a schematic diagram perspective view of a sectioned portion of the assembled flexible LESD assembly 100 of FIG.3.
- FIG.3 illustrates the LESD 200 exploded away from the LESD mounting region 120.
- the flexible multilayer construction for mounting a light emitting semiconductor device (LESD) 100 includes a flexible dielectric substrate 110 having opposing top and bottom major surfaces 112,114 and an LESD mounting region on the top major surface 112 for receiving an LESD 200.
- the LESD can include a light emitting diode or a laser diode.
- a first electrically conductive pad 130 and a second electrically conductive pad 140 is located or disposed in the LESD mounting region for electrically connecting to a corresponding first electrically conductive terminal 210 and a second electrically conductive terminal 220 of an LESD 200 received in the LESD mounting region.
- the fiducial alignment mark 151, 153, 155 forms a first groove in the first electrically conductive pad 130 and is adapted to be proximate to and extend along a first side of a first electrically conductive terminal 210 of an LESD 200 mounted in the LESD mounting region, such that when the first electrically conductive terminal 210 is being electrically connected to the first electrically conductive pad 130 using a conductive material that flows away from the first electrically conductive terminal 210 toward the first groove 151, the first groove 151 is sufficiently deep and wide so that a substantial portion of the flowing first electrically conductive terminal at least partially fills the first groove 151.
- the fiducial alignment mark 152, 154, 156 forms a second groove in the second electrically conductive pad 140 and is adapted to be proximate to and extend along a first side of a second electrically conductive terminal 220 of an LESD 200 mounted in the LESD mounting region, such that when the second electrically conductive terminal 220 is being electrically connected to the second electrically conductive pad 140 using a conductive material that flows away from the second electrically conductive terminal 220 toward the second groove 152, the second groove 152 is sufficiently deep and wide so that a substantial portion of the flowing second electrically conductive terminal at least partially fills the second groove 152.
- the one or more fiducial alignment marks 151, 152, 153, 154, 155, 156 are recesses forming one or more grooves so that during the process of electrically connecting the LESD to the flexible circuit, the electrically conductive material (for example: solder) can flow away from conductive terminal. At that time, the LESD could move from its original position drifting with the conductive material.
- the electrically conductive material for example: solder
- One useful key effect of the grooves located along the electrically conductive terminal of the LESD is to restrict the movement of the LESD.
- the fiducial alignment mark includes two or three grooves 151, 153, 155 in the first electrically conductive pad 130 that are adapted to be proximate to and extend along two or three sides of the first electrically conductive terminal 210 of an LESD 200 mounted in the LESD mounting region.
- each groove 151, 153, 155 is adapted to be proximate to and extend along a different side of a first electrically conductive terminal 210 of an LESD 200 mounted in the LESD mounting region. As illustrated in FIG. 3.
- the fiducial alignment mark includes two or three grooves 152, 154, 156 in the second electrically conductive pad 140 that are adapted to be proximate to and extend along two or three sides of the second electrically conductive terminal 220 of an LESD 200 mounted in the LESD mounting region.
- each groove 152, 154, 156 is adapted to be proximate to and extend along a different side of a second electrically conductive terminal 220 of an LESD 200 mounted in the LESD mounting region. As illustrated in FIG. 3.
- One or more grooves 151, 153, 155 can be formed in the first electrically conductive pad 130 within an interior of a perimeter of the first electrically conductive pad 130.
- Each of the one or more grooves 151, 153, 155 can be proximate to and extend along a side of a first electrically conductive terminal 210 of an LESD 200 mounted in the LESD mounting region, such that when the first electrically conductive terminal 210 is being electrically connected to the first electrically conductive pad 130 using a conductive material that flows away from the first electrically conductive terminal 130 toward the one or more grooves 151, 153, 155, the one or more grooves 151, 153, 155 are sufficiently deep and wide so that a substantial portion of the flowing first electrically conductive terminal 210 at least partially fills the one or more grooves.
- one or more grooves 152, 154, 156 can be formed in the second electrically conductive pad 140 within an interior of a perimeter of the second electrically conductive pad 140.
- Each of the one or more grooves 152, 154, 156 can be proximate to and extend along a side of a second electrically conductive terminal 220 of an LESD 200 mounted in the LESD mounting region, such that when the second electrically conductive terminal 220 is being electrically connected to the second electrically conductive pad 140 using a conductive material that flows away from the second electrically conductive terminal 140 toward the one or more grooves 152, 154, 156, the one or more grooves 152, 154, 156 are sufficiently deep and wide so that a substantial portion of the flowing second electrically conductive terminal 220 at least partially fills the one or more grooves.
- each groove 151, 153, 155 is outside an outer boundary of the LESD. In some of these embodiments, each groove 151, 153, 155 is visible in plan view. In selected embodiments, the entire groove 151, 153, 155 is visible in plan view.
- the fiducial alignment mark described herein can be formed by any useful manner. As described above, material can be removed or not disposed with forming the electrically conductive pads to form the fiducial alignment mark or material can be added to the electrically conductive pads to form the fiducial alignment mark.
- An illustrative method of forming a flexible multilayer construction for mounting a light emitting semiconductor device includes, providing a flexible dielectric substrate 110 having opposing top and bottom major surfaces 112, 114 and defining an LESD mounting region 120 on the top major surface 112 of the flexible dielectric substrate 110 for receiving an LESD 200.
- first and second electrically conductive pads 130, 140 are formed in the LESD mounting region for electrically connecting to corresponding first and second electrically conductive terminals 210, 220 of an LESD 200.
- the step of forming first and second electrically conductive pads 130, 140 include electroplating a metal onto the flexible dielectric substrate 110.
- the method includes removing the pattern resulting in a first fiducial alignment 150 formed within an interior of a perimeter of the first electrically conductive pad 130.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Manufacturing & Machinery (AREA)
- Structure Of Printed Boards (AREA)
- Structures For Mounting Electric Components On Printed Circuit Boards (AREA)
- Led Device Packages (AREA)
Abstract
A flexible multilayer construction (100) for mounting a light emitting semiconductor device (200) (LESD), includes a flexible dielectric substrate (110) having an LESD mounting region (120), first and second electrically conductive pads (130, 140) disposed in the LESD mounting region for electrically connecting to corresponding first and second electrically conductive terminals of an LESD (200) received in the LESD mounting region, and a first fiducial alignment mark (150) for an accurate placement of an LESD in the LESD mounting region. The first fiducial alignment mark is disposed within the LESD mounting region.
Description
FIDUCIAL MARK FOR CHIP BONDING
BACKGROUND
Flexible circuits and assemblies are often used as connectors in various applications of electronics equipment, such as printers, computers, monitors and the like. Such circuits offer a benefit over previously used rigid circuit boards in both flexibility and space savings.
Where LEDs are attached to flexible circuits and assemblies, an attachment technique may be utilized. Various dies attachment techniques have been used for, e.g., flip chip dies, including attachment using solder bump and eutectic bonding, which are attractive due to the need for less attachment material (and correspondingly, lower cost) and performance and better reliability. Eutectic bonding generally takes place through inter-metallic bonding of gold and tin. However, despite the advantages of the bonding process, it requires a high level of placement accuracy between die pads and the LED being attached.
SUMMARY
The present disclosure relates to a flexible multilayer construction for mounting a light emitting semiconductor device (LESD). A fiducial alignment mark is disposed within a LESD mounting region of the flexible multilayer construction. The fiducial alignment mark can be disposed within an interior perimeter of the first or second electrically conductive pads that can couple to terminals of an LESD. In some embodiments the fiducial mark forms a groove in the electrically conductive pad and is adapted to be proximate to and extend along a side of a first electrically conductive terminal of an LESD mounted in the LESD mounting region, such that when the first electrically conductive terminal is being electrically connected to the first electrically conductive pad using a conductive material that flows away from the first electrically conductive terminal toward the first groove, the first groove is sufficiently deep and wide so that a substantial portion of the flowing first electrically conductive terminal at least partially fills the first groove.
In one aspect, the present description relates to a flexible multilayer construction for mounting a light emitting semiconductor device (LESD). This construction includes a flexible multilayer construction for mounting a light emitting semiconductor device (LESD), includes a flexible dielectric substrate having an LESD mounting region, first and second electrically conductive pads disposed in the LESD mounting region for electrically connecting to corresponding first and second electrically conductive terminals of an LESD received in the LESD mounting region, and a first fiducial alignment mark for an accurate placement of an LESD in the LESD mounting region. The first fiducial alignment mark disposed within the LESD mounting region.
In another aspect, the present description relates to a LESD package. The LESD package includes the flexible multilayer construction described herein and an LESD mounted in the LESD mounting region of the flexible dielectric substrate. The LESD having a first conductive terminal electrically connected to the first electrically conductive pad and a second conductive terminal electrically connected to the second
electrically conductive pad. At least a portion of the first fiducial alignment mark is visible in a plan view of the LESD package.
In another aspect, the present description relates to a flexible multilayer construction for mounting a light emitting semiconductor device (LESD). The construction includes a flexible dielectric substrate comprising opposing top and bottom major surfaces and an LESD mounting region on the top major surface for receiving an LESD and first and second electrically conductive pads disposed in the LESD mounting region for electrically connecting to corresponding first and second electrically conductive terminals of an LESD received in the LESD mounting region. One or more grooves are formed in the first electrically conductive pad within an interior of a perimeter of the first and optionally second electrically conductive pad. Each of the one or more grooves is adapted to be proximate to and extend along a side of a first electrically conductive terminal of an LESD mounted in the LESD mounting region, such that when the first electrically conductive terminal is being electrically connected to the first electrically conductive pad using a conductive material that flows away from the first electrically conductive terminal toward the one or more grooves. The one or more grooves are sufficiently deep and wide so that a substantial portion of the flowing first electrically conductive terminal at least partially fills the one or more grooves.
In further aspect, the present description relates to a method of fabricating a flexible multilayer construction for mounting a light emitting semiconductor device (LESD). The method includes providing a flexible dielectric substrate having opposing top and bottom major surfaces and defining an LESD mounting region on the top major surface of the flexible dielectric substrate for receiving an LESD. Then the method includes forming a pattern corresponding to a first fiducial alignment mark in the LESD mounting region, and forming first and second electrically conductive pads in the LESD mounting region on the top major surface of the flexible dielectric substrate for electrically connecting to corresponding first and second electrically conductive terminals of an LESD received in the LESD mounting region. The first electrically conductive pad bordering a perimeter of the first fiducial mark. Then the method includes removing the pattern resulting in a first fiducial alignment mark formed within an interior of a perimeter of the first electrically conductive pad.
These and various other features and advantages will be apparent from a reading of the following detailed description.
BRIEF DESCRIPTION OF THE DRAWINGS
The disclosure may be more completely understood in consideration of the following detailed description of various embodiments of the disclosure in connection with the accompanying drawings, in which:
FIG. 1 is a schematic diagram top plan view of a flexible LESD assembly according to the present description;
FIG. 2 is a schematic diagram cross-sectional view of a flexible LESD assembly of FIG.l taken along line 2-2;
FIG. 3 is a schematic diagram perspective view of a flexible LESD assembly according to the present description; and
FIG. 4 is a schematic diagram perspective view of a sectioned portion of the assembled flexible
LESD assembly of FIG.3.
DETAILED DESCRIPTION
In the following detailed description, reference is made to the accompanying drawings that form a part hereof, and in which are shown by way of illustration several specific embodiments. It is to be understood that other embodiments are contemplated and may be made without departing from the scope or spirit of the present disclosure. The following detailed description, therefore, is not to be taken in a limiting sense.
All scientific and technical terms used herein have meanings commonly used in the art unless otherwise specified. The definitions provided herein are to facilitate understanding of certain terms used frequently herein and are not meant to limit the scope of the present disclosure.
Unless otherwise indicated, all numbers expressing feature sizes, amounts, and physical properties used in the specification and claims are to be understood as being modified in all instances by the term "about." Accordingly, unless indicated to the contrary, the numerical parameters set forth in the foregoing specification and attached claims are approximations that can vary depending upon the properties desired by those skilled in the art utilizing the teachings disclosed herein.
The recitation of numerical ranges by endpoints includes all numbers subsumed within that range (e.g. 1 to 5 includes 1, 1.5, 2, 2.75, 3, 3.80, 4, and 5) and any range within that range.
As used in this specification and the appended claims, the singular forms "a", "an", and "the" encompass embodiments having plural referents, unless the content clearly dictates otherwise.
As used in this specification and the appended claims, the term "or" is generally employed in its sense including "and/or" unless the content clearly dictates otherwise.
As used herein, "have", "having", "include", "including", "comprise", "comprising" or the like are used in their open ended sense, and generally mean "including, but not limited to". It will be understood that "consisting essentially of, "consisting of, and the like are subsumed in "comprising," and the like.
Spatially related terms, including but not limited to, "lower," "upper," "beneath," "below," "above," and "on top," if used herein, are utilized for ease of description to describe spatial relationships of an element(s) to another. Such spatially related terms encompass different orientations of the device in use or operation in addition to the particular orientations depicted in the figures and described herein. For example, if an object depicted in the figures is turned over or flipped over, portions previously described as below or beneath other elements would then be above those other elements.
As used herein, when an element, component or layer for example is described as forming a "coincident interface" with, or being "on" "connected to," "coupled with," "stacked on" or "in contact with" another element, component or layer, it can be directly on, directly connected to, directly coupled with, directly stacked on, in direct contact with, or intervening elements, components or layers may be on, connected, coupled or in contact with the particular element, component or layer, for example. When an element, component or layer for example is referred to as being "directly on," "directly connected to," "directly coupled with," or "directly in contact with" another element, there are no intervening elements, components or layers for example.
The present disclosure relates to a flexible light emitting semiconductor device (LESD) assembly. In particular a flexible multilayer construction for mounting a light emitting semiconductor device (LESD). A fiducial alignment mark is disposed within a LESD mounting region of the flexible multilayer construction. The fiducial alignment mark can be disposed within an interior perimeter of the first or second electrically conductive pads that can couple to terminals of an LESD. In some embodiments the fiducial mark forms a groove in the electrically conductive pad and is adapted to be proximate to and extend along a side of a first electrically conductive terminal of an LESD mounted in the LESD mounting region, such that when the first electrically conductive terminal is being electrically connected to the first electrically conductive pad using a conductive material that flows away from the first electrically conductive terminal toward the first groove, the first groove is sufficiently deep and wide so that a substantial portion of the flowing first electrically conductive terminal at least partially fills the first groove. While the present disclosure is not so limited, an appreciation of various aspects of the disclosure will be gained through a discussion of the examples provided below.
FIG. 1 is a schematic diagram top plan view of a flexible LESD assembly 100 according to the present description. FIG. 2 is a schematic diagram cross-sectional view of a flexible LESD assembly 100 of FIG.1 taken along line 2-2.
The flexible multilayer construction for mounting a light emitting semiconductor device (LESD)
100 includes a flexible dielectric substrate 110 having opposing top and bottom major surfaces 112,114 and an LESD mounting region 120 on the top major surface 112 for receiving an LESD 200. The LESD can include a light emitting diode or a laser diode.
In many embodiments the flexible dielectric substrate 110 is formed of a polymer material. In some embodiments, the flexible dielectric substrate is formed of polyimide. In other embodiments, the flexible dielectric substrate is formed of any other number of appropriate flexible polymers, including, but not limited to polyethylene terephthalate (PET), liquid crystalline polymer, polycarbonate, polyether ether ketone, or thermoplastic polymer.
A first electrically conductive pad 130 and a second electrically conductive pad 140 is located or disposed in the LESD mounting region 120 for electrically connecting to a corresponding first electrically conductive terminal 210 and a second electrically conductive terminal 220 of an LESD 200 received in the LESD mounting region 120.
A fiducial alignment mark 150 is disposed or located within the LESD mounting region 120. The fiducial alignment mark 150 provides for accurate placement of an LESD 200 in the LESD mounting region 120. The flexible LESD assembly 100 can include two or more fiducial alignment marks 150, as desired.
While two fiducial alignment marks 150 are illustrated on the first electrically conductive pad
130 in FIG. 1, it is understood that one or more fiducial alignment marks can be disposed on only the second electrically conductive pad 140. In some embodiments, fiducial alignment marks can be disposed on both the first electrically conductive pad 130 and the second electrically conductive pad 140.
In many embodiments, the one or more fiducial alignment marks 150 are disposed within an interior 165, 175 of a perimeter 160, 170 of the first and/or second electrically conductive pads 130, 140. In some embodiments, the fiducial alignment mark 150 is disposed between the first and second electrically conductive pads 130, 140. In these embodiments, the fiducial alignment mark 150 can be electrically insulating. The one or more fiducial alignment marks 150 can extend into and form one or more recesses in the first and/or second electrically conductive pads 130, 140 or can extend away from and form one more protrusions from the first and/or second electrically conductive pads 130, 140. The one or more fiducial alignment marks 150 can be independently electrically conductive or electrically insulative.
In embodiments where the fiducial alignment mark forms a recess in the first electrically conductive pad, the recess can be formed any number of ways. In some of these embodiments, the fiducial alignment mark forms a recess in the first electrically conductive pad by removing some of the electrically conductive pad. In other embodiments, the fiducial alignment mark forms a recess in the first electrically conductive pad by eletroplating a metal around the first fiducial alignment mark.
In embodiments where the fiducial alignment mark forms a protrusion from the first electrically conductive pad, the protrusion can be formed any number of ways. In some of these embodiments, the fiducial alignment mark forms a protrusion from the first electrically conductive pad by depositing a pattern on the first electrically conductive pad. In other embodiments, the fiducial alignment mark forms a protrusion from the first electrically conductive pad by by removing some of the electrically conductive pad.
In many embodiments, the flexible multilayer construction for mounting a light emitting semiconductor device (LESD) 100 includes two or more a fiducial alignment marks 150, spaced apart from each other and disposed within the LESD mounting region 120 or disposed within the interior 165, 175 of the perimeter 160, 170 of the first and/or second electrically conductive pad 130, 140. In some embodiments, a first fiducial alignment mark 150 is disposed within or located within the interior 165 of the perimeter 160 of the first electrically conductive pad 130 and a second fiducial alignment mark 150 is disposed within or located within the interior 175 of the perimeter 170 of the second electrically conductive pad 140.
An LESD package includes the flexible multilayer construction 100 described herein and the LESD 200 mounted in the LESD mounting region 120 of the flexible dielectric substrate 110. The LESD 200 can includes a first conductive terminal 210 electrically connected to the first electrically conductive pad 130 and a second conductive terminal 220 electrically connected to the second electrically conductive pad 140. In many embodiments, at least a portion of the fiducial alignment mark 150 is visible in a plan view (see FIG. 1) of the LESD package. In some embodiments, the entire fiducial alignment mark 150 is visible in a plan view of the LESD package.
In embodiments where the LESD 200 is a flip-chip type light emitting semiconductor device, a first conductive material 215 is disposed between and connecting the first conductive terminal 210 to the first electrically conductive pad 130 and a second conductive material disposed 225 is between and connecting the second conductive terminal 220 to the second electrically conductive pad 140. The first and second conductive materials 215, 225 can independently be formed of one or more of a conductive paste, a conductive adhesive or a solder bump, for example.
In embodiments where the LESD 200 is a wire-bond type light emitting semiconductor device, a first electrically conductive wire connects the first conductive terminal to the first electrically conductive pad 130 and a second electrically conductive wire connects the second conductive terminal to the second electrically conductive pad 140.
The flexible multilayer construction 100 can further include a plurality of vias formed in the LESD mounting region 120. Each via extending between the top and bottom major surfaces 112, 114 and filled with an electrically conductive material to form a plurality of electrically conductive filled vias 135, 145. A first electrically conductive filled via 135 is electrically connected to the first electrically conductive pad 130. A second conductive filled via 145 is electrically connected to the second electrically conductive pad 140.
FIG. 3 is a schematic diagram perspective view of a flexible LESD assembly 100 according to the present description. FIG. 4 is a schematic diagram perspective view of a sectioned portion of the assembled flexible LESD assembly 100 of FIG.3. FIG.3 illustrates the LESD 200 exploded away from the LESD mounting region 120.
The flexible multilayer construction for mounting a light emitting semiconductor device (LESD) 100 includes a flexible dielectric substrate 110 having opposing top and bottom major surfaces 112,114 and an LESD mounting region on the top major surface 112 for receiving an LESD 200. The LESD can include a light emitting diode or a laser diode.
A first electrically conductive pad 130 and a second electrically conductive pad 140 is located or disposed in the LESD mounting region for electrically connecting to a corresponding first electrically conductive terminal 210 and a second electrically conductive terminal 220 of an LESD 200 received in the LESD mounting region.
In these embodiments the fiducial alignment mark 151, 153, 155 forms a first groove in the first electrically conductive pad 130 and is adapted to be proximate to and extend along a first side of a first
electrically conductive terminal 210 of an LESD 200 mounted in the LESD mounting region, such that when the first electrically conductive terminal 210 is being electrically connected to the first electrically conductive pad 130 using a conductive material that flows away from the first electrically conductive terminal 210 toward the first groove 151, the first groove 151 is sufficiently deep and wide so that a substantial portion of the flowing first electrically conductive terminal at least partially fills the first groove 151.
Likewise the fiducial alignment mark 152, 154, 156 forms a second groove in the second electrically conductive pad 140 and is adapted to be proximate to and extend along a first side of a second electrically conductive terminal 220 of an LESD 200 mounted in the LESD mounting region, such that when the second electrically conductive terminal 220 is being electrically connected to the second electrically conductive pad 140 using a conductive material that flows away from the second electrically conductive terminal 220 toward the second groove 152, the second groove 152 is sufficiently deep and wide so that a substantial portion of the flowing second electrically conductive terminal at least partially fills the second groove 152.
The one or more fiducial alignment marks 151, 152, 153, 154, 155, 156 are recesses forming one or more grooves so that during the process of electrically connecting the LESD to the flexible circuit, the electrically conductive material (for example: solder) can flow away from conductive terminal. At that time, the LESD could move from its original position drifting with the conductive material. One useful key effect of the grooves located along the electrically conductive terminal of the LESD is to restrict the movement of the LESD.
In many embodiments the fiducial alignment mark includes two or three grooves 151, 153, 155 in the first electrically conductive pad 130 that are adapted to be proximate to and extend along two or three sides of the first electrically conductive terminal 210 of an LESD 200 mounted in the LESD mounting region. In some embodiments, each groove 151, 153, 155 is adapted to be proximate to and extend along a different side of a first electrically conductive terminal 210 of an LESD 200 mounted in the LESD mounting region. As illustrated in FIG. 3.
In many embodiments the fiducial alignment mark includes two or three grooves 152, 154, 156 in the second electrically conductive pad 140 that are adapted to be proximate to and extend along two or three sides of the second electrically conductive terminal 220 of an LESD 200 mounted in the LESD mounting region. In some embodiments, each groove 152, 154, 156 is adapted to be proximate to and extend along a different side of a second electrically conductive terminal 220 of an LESD 200 mounted in the LESD mounting region. As illustrated in FIG. 3.
One or more grooves 151, 153, 155 can be formed in the first electrically conductive pad 130 within an interior of a perimeter of the first electrically conductive pad 130. Each of the one or more grooves 151, 153, 155 can be proximate to and extend along a side of a first electrically conductive terminal 210 of an LESD 200 mounted in the LESD mounting region, such that when the first electrically conductive terminal 210 is being electrically connected to the first electrically conductive pad 130 using a
conductive material that flows away from the first electrically conductive terminal 130 toward the one or more grooves 151, 153, 155, the one or more grooves 151, 153, 155 are sufficiently deep and wide so that a substantial portion of the flowing first electrically conductive terminal 210 at least partially fills the one or more grooves.
Similarly, one or more grooves 152, 154, 156 can be formed in the second electrically conductive pad 140 within an interior of a perimeter of the second electrically conductive pad 140. Each of the one or more grooves 152, 154, 156 can be proximate to and extend along a side of a second electrically conductive terminal 220 of an LESD 200 mounted in the LESD mounting region, such that when the second electrically conductive terminal 220 is being electrically connected to the second electrically conductive pad 140 using a conductive material that flows away from the second electrically conductive terminal 140 toward the one or more grooves 152, 154, 156, the one or more grooves 152, 154, 156 are sufficiently deep and wide so that a substantial portion of the flowing second electrically conductive terminal 220 at least partially fills the one or more grooves.
In many embodiments, when the first electrically conductive terminal 210 is electrically connected to the first electrically conductive pad 130, in a plan view, at least a portion of each groove 151, 153, 155 is outside an outer boundary of the LESD. In some of these embodiments, each groove 151, 153, 155 is visible in plan view. In selected embodiments, the entire groove 151, 153, 155 is visible in plan view.
The fiducial alignment mark described herein can be formed by any useful manner. As described above, material can be removed or not disposed with forming the electrically conductive pads to form the fiducial alignment mark or material can be added to the electrically conductive pads to form the fiducial alignment mark.
An illustrative method of forming a flexible multilayer construction for mounting a light emitting semiconductor device (LESD) includes, providing a flexible dielectric substrate 110 having opposing top and bottom major surfaces 112, 114 and defining an LESD mounting region 120 on the top major surface 112 of the flexible dielectric substrate 110 for receiving an LESD 200.
Then a pattern is formed corresponding to a first fiducial alignment mark in the LESD mounting region and first and second electrically conductive pads 130, 140 are formed in the LESD mounting region for electrically connecting to corresponding first and second electrically conductive terminals 210, 220 of an LESD 200. The first electrically conductive pad 130 bordering a perimeter of the first fiducial mark. In many embodiments, the step of forming first and second electrically conductive pads 130, 140 include electroplating a metal onto the flexible dielectric substrate 110.
Then the method includes removing the pattern resulting in a first fiducial alignment 150 formed within an interior of a perimeter of the first electrically conductive pad 130.
Thus, embodiments of FIDUCIAL MARK FOR CHIP BONDING are disclosed.
All references and publications cited herein are expressly incorporated herein by reference in their entirety into this disclosure, except to the extent they may directly contradict this disclosure.
Although specific embodiments have been illustrated and described herein, it will be appreciated by those of ordinary skill in the art that a variety of alternate and/or equivalent implementations can be substituted for the specific embodiments shown and described without departing from the scope of the present disclosure. This application is intended to cover any adaptations or variations of the specific embodiments discussed herein. Therefore, it is intended that this disclosure be limited only by the claims and the equivalents thereof. The disclosed embodiments are presented for purposes of illustration and not limitation.
Claims
1. A flexible multilayer construction for mounting a light emitting semiconductor device (LESD), comprising:
a flexible dielectric substrate comprising opposing top and bottom major surfaces and an LESD mounting region on the top major surface for receiving an LESD;
first and second electrically conductive pads disposed in the LESD mounting region for electrically connecting to corresponding first and second electrically conductive terminals of an LESD received in the LESD mounting region; and
a first fiducial alignment mark for an accurate placement of an LESD in the LESD mounting region, the first fiducial alignment mark disposed within the LESD mounting region.
2. The flexible multilayer construction of claim 1, wherein the first fiducial alignment mark is disposed within an interior of a perimeter of one of the first and second electrically conductive pads.
3. The flexible multilayer construction of claim 1, wherein the first fiducial alignment mark forms a recess in the first electrically conductive pad.
4. An LESD package, comprising:
the flexible multilayer construction of claim 1;
an LESD mounted in the LESD mounting region of the flexible dielectric substrate, the LESD having a first conductive terminal electrically connected to the first electrically conductive pad and a second conductive terminal electrically connected to the second electrically conductive pad, wherein at least a portion of the first fiducial alignment mark is visible in a plan view of the LESD package.
5. The LESD package of claim 4, wherein the entire first fiducial alignment mark is visible in a plan view of the LESD package.
6. The flexible multilayer construction of claim 1, wherein the first fiducial alignment mark forms a first groove in the first electrically conductive pad and is adapted to be proximate to and extend along a first side of a first electrically conductive terminal of an LESD mounted in the LESD mounting region, such that when the first electrically conductive terminal is being electrically connected to the first electrically conductive pad using a conductive material that flows away from the first electrically conductive terminal toward the first groove, the first groove is sufficiently deep and wide so that a substantial portion of the flowing first electrically conductive terminal at least partially fills the first groove.
7. A flexible multilayer construction for mounting a light emitting semiconductor device (LESD), comprising:
a flexible dielectric substrate comprising opposing top and bottom major surfaces and an LESD mounting region on the top major surface for receiving an LESD;
first and second electrically conductive pads disposed in the LESD mounting region for electrically connecting to corresponding first and second electrically conductive terminals of an LESD received in the LESD mounting region; and
one or more grooves formed in the first electrically conductive pad within an interior of a perimeter of the first electrically conductive pad, each of the one or more grooves adapted to be proximate to and extend along a side of a first electrically conductive terminal of an LESD mounted in the LESD mounting region, such that when the first electrically conductive terminal is being electrically connected to the first electrically conductive pad using a conductive material that flows away from the first electrically conductive terminal toward the one or more grooves, the one or more grooves are sufficiently deep and wide so that a substantial portion of the flowing first electrically conductive terminal at least partially fills the one or more grooves.
8. The flexible multilayer construction of claim 7, such that when the first electrically conductive terminal is electrically connected to the first electrically conductive pad, in a plan view, at least a portion of each groove in the plurality of grooves is outside an outer boundary of the LESD.
9. The flexible multilayer construction of claim 7, wherein each groove in the one or more grooves is visible in a plan view.
10. A method of forming a flexible multilayer construction for mounting a light emitting
semiconductor device (LESD), the method comprising:
providing a flexible dielectric substrate having opposing top and bottom major surfaces;
defining an LESD mounting region on the top major surface of the flexible dielectric substrate for receiving an LESD;
forming a pattern corresponding to a first fiducial alignment mark in the LESD mounting region; forming first and second electrically conductive pads in the LESD mounting region on the top major surface of the flexible dielectric substrate for electrically connecting to corresponding first and second electrically conductive terminals of an LESD received in the LESD mounting region, the first electrically conductive pad bordering a perimeter of the first fiducial mark; and
removing the pattern resulting in a first fiducial alignment mark formed within an interior of a perimeter of the first electrically conductive pad.
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US15/753,426 US10438897B2 (en) | 2015-09-02 | 2016-08-30 | Fiducial mark for chip bonding |
| CN201680050499.4A CN107926113A (en) | 2015-09-02 | 2016-08-30 | Fiducial Marks for Die Bonding |
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US201562213371P | 2015-09-02 | 2015-09-02 | |
| US62/213,371 | 2015-09-02 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| WO2017040482A1 true WO2017040482A1 (en) | 2017-03-09 |
Family
ID=56889234
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| PCT/US2016/049413 Ceased WO2017040482A1 (en) | 2015-09-02 | 2016-08-30 | Fiducial mark for chip bonding |
Country Status (4)
| Country | Link |
|---|---|
| US (1) | US10438897B2 (en) |
| CN (2) | CN113543462A (en) |
| TW (1) | TW201724568A (en) |
| WO (1) | WO2017040482A1 (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2019003111A1 (en) * | 2017-06-29 | 2019-01-03 | 3M Innovative Properties Company | Flexible circuit with metal and metal oxide layers having the same metal |
| WO2022248247A1 (en) * | 2021-05-26 | 2022-12-01 | Osram Opto Semiconductors Gmbh | Optoelectronic semiconductor component and panel |
Families Citing this family (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE102019119371B4 (en) * | 2019-07-17 | 2026-02-26 | OSRAM Opto Semiconductors Gesellschaft mit beschränkter Haftung | COMPONENT AND METHOD FOR MANUFACTURING A COMPONENT |
| CN110881245A (en) * | 2019-11-28 | 2020-03-13 | 深南电路股份有限公司 | Circuit board and manufacturing method thereof |
| US20220190203A1 (en) * | 2020-12-15 | 2022-06-16 | Samsung Display Co., Ltd. | Display device and method of repairing display device |
| US20240063136A1 (en) * | 2022-08-19 | 2024-02-22 | Intel Corporation | Integrated circuit device with electrically active fiducials |
| TWI834356B (en) * | 2022-10-26 | 2024-03-01 | 矽品精密工業股份有限公司 | Carrier structure |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP0341629A2 (en) * | 1988-05-11 | 1989-11-15 | Hitachi, Ltd. | Printed circuit board and a method of recognizing the position of surface mounted parts |
| WO2014171890A1 (en) * | 2013-04-15 | 2014-10-23 | Heptagon Micro Optics Pte. Ltd. | Accurate positioning and alignment of a component during processes such as reflow soldering |
| US20150029680A1 (en) * | 2013-07-26 | 2015-01-29 | Seiko Epson Corporation | Mounting structure, electro-optical apparatus, and electronic apparatus |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US9480133B2 (en) * | 2010-01-04 | 2016-10-25 | Cooledge Lighting Inc. | Light-emitting element repair in array-based lighting devices |
| JP5985846B2 (en) * | 2011-06-29 | 2016-09-06 | Flexceed株式会社 | Light-emitting element mounting substrate and LED package |
-
2016
- 2016-08-30 CN CN202110798175.1A patent/CN113543462A/en not_active Withdrawn
- 2016-08-30 WO PCT/US2016/049413 patent/WO2017040482A1/en not_active Ceased
- 2016-08-30 US US15/753,426 patent/US10438897B2/en active Active
- 2016-08-30 CN CN201680050499.4A patent/CN107926113A/en active Pending
- 2016-09-01 TW TW105128244A patent/TW201724568A/en unknown
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP0341629A2 (en) * | 1988-05-11 | 1989-11-15 | Hitachi, Ltd. | Printed circuit board and a method of recognizing the position of surface mounted parts |
| WO2014171890A1 (en) * | 2013-04-15 | 2014-10-23 | Heptagon Micro Optics Pte. Ltd. | Accurate positioning and alignment of a component during processes such as reflow soldering |
| US20150029680A1 (en) * | 2013-07-26 | 2015-01-29 | Seiko Epson Corporation | Mounting structure, electro-optical apparatus, and electronic apparatus |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2019003111A1 (en) * | 2017-06-29 | 2019-01-03 | 3M Innovative Properties Company | Flexible circuit with metal and metal oxide layers having the same metal |
| WO2022248247A1 (en) * | 2021-05-26 | 2022-12-01 | Osram Opto Semiconductors Gmbh | Optoelectronic semiconductor component and panel |
Also Published As
| Publication number | Publication date |
|---|---|
| US20180240756A1 (en) | 2018-08-23 |
| US10438897B2 (en) | 2019-10-08 |
| CN107926113A (en) | 2018-04-17 |
| CN113543462A (en) | 2021-10-22 |
| TW201724568A (en) | 2017-07-01 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US10438897B2 (en) | Fiducial mark for chip bonding | |
| US10128214B2 (en) | Substrate and the method to fabricate thereof | |
| US9559043B2 (en) | Multi-level leadframe with interconnect areas for soldering conductive bumps, multi-level package assembly and method for manufacturing the same | |
| TWI781491B (en) | Fingerprint sensor and method of manufacturing a fingerprint sensor | |
| CN107492529A (en) | Semiconductor package part | |
| US8659154B2 (en) | Semiconductor device including adhesive covered element | |
| US10128221B2 (en) | Package assembly having interconnect for stacked electronic devices and method for manufacturing the same | |
| US11569190B2 (en) | Semiconductor structure and manufacturing method thereof | |
| KR20150035251A (en) | External connection terminal and Semi-conductor package having external connection terminal and Methods thereof | |
| US10580940B2 (en) | Flexible circuits for mounting light emitting semiconductor device | |
| US10014456B2 (en) | Flexible circuits with coplanar conductive features and methods of making same | |
| CN103281858A (en) | Printed circuit board and manufacturing method thereof, and flip-chip packaging member and manufacturing method thereof | |
| US9265147B2 (en) | Multi-layer wiring board | |
| US12159820B2 (en) | Flat no-lead package with surface mounted structure | |
| US10201086B2 (en) | Electronic device | |
| KR102427092B1 (en) | Semiconductor apparatus having marks for heat information | |
| US20100327434A1 (en) | Semiconductor device and method of manufacturing the same | |
| US8330280B1 (en) | Bump structure and process of manufacturing the same | |
| KR101580355B1 (en) | Semiconductor Package and Manufacturing Method for the same | |
| KR20250076232A (en) | Semiconductor package | |
| KR20180055220A (en) | Printed circuit boards and method of manufacturing the same | |
| US8437142B2 (en) | Bump structure and process of manufacturing the same |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| 121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 16763159 Country of ref document: EP Kind code of ref document: A1 |
|
| WWE | Wipo information: entry into national phase |
Ref document number: 15753426 Country of ref document: US |
|
| NENP | Non-entry into the national phase |
Ref country code: DE |
|
| 122 | Ep: pct application non-entry in european phase |
Ref document number: 16763159 Country of ref document: EP Kind code of ref document: A1 |