WO2016179471A1 - Adc design for differential and common mode signals - Google Patents

Adc design for differential and common mode signals Download PDF

Info

Publication number
WO2016179471A1
WO2016179471A1 PCT/US2016/031149 US2016031149W WO2016179471A1 WO 2016179471 A1 WO2016179471 A1 WO 2016179471A1 US 2016031149 W US2016031149 W US 2016031149W WO 2016179471 A1 WO2016179471 A1 WO 2016179471A1
Authority
WO
WIPO (PCT)
Prior art keywords
input
generate
voltage
adc
signal
Prior art date
Application number
PCT/US2016/031149
Other languages
French (fr)
Inventor
Raja Reddy PATUKURI
Jagannathan Venkataraman
Prabu Sankar THIRUGNANAM
Original Assignee
Texas Instruments Incorporated
Texas Instruments Japan Limited
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US14/852,104 external-priority patent/US10078134B2/en
Application filed by Texas Instruments Incorporated, Texas Instruments Japan Limited filed Critical Texas Instruments Incorporated
Priority to CN201680039218.5A priority Critical patent/CN107710626B/en
Priority to EP16790141.2A priority patent/EP3292633B1/en
Publication of WO2016179471A1 publication Critical patent/WO2016179471A1/en

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
    • H03M1/12—Analogue/digital converters
    • H03M1/14—Conversion in steps with each step involving the same or a different conversion means and delivering more than one bit
    • H03M1/16—Conversion in steps with each step involving the same or a different conversion means and delivering more than one bit with scale factor modification, i.e. by changing the amplification between the steps
    • H03M1/164—Conversion in steps with each step involving the same or a different conversion means and delivering more than one bit with scale factor modification, i.e. by changing the amplification between the steps the steps being performed sequentially in series-connected stages
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01S—RADIO DIRECTION-FINDING; RADIO NAVIGATION; DETERMINING DISTANCE OR VELOCITY BY USE OF RADIO WAVES; LOCATING OR PRESENCE-DETECTING BY USE OF THE REFLECTION OR RERADIATION OF RADIO WAVES; ANALOGOUS ARRANGEMENTS USING OTHER WAVES
    • G01S17/00—Systems using the reflection or reradiation of electromagnetic waves other than radio waves, e.g. lidar systems
    • G01S17/88—Lidar systems specially adapted for specific applications
    • G01S17/89—Lidar systems specially adapted for specific applications for mapping or imaging
    • G01S17/894—3D imaging with simultaneous measurement of time-of-flight at a 2D array of receiver pixels, e.g. time-of-flight cameras or flash lidar
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01S—RADIO DIRECTION-FINDING; RADIO NAVIGATION; DETERMINING DISTANCE OR VELOCITY BY USE OF RADIO WAVES; LOCATING OR PRESENCE-DETECTING BY USE OF THE REFLECTION OR RERADIATION OF RADIO WAVES; ANALOGOUS ARRANGEMENTS USING OTHER WAVES
    • G01S7/00—Details of systems according to groups G01S13/00, G01S15/00, G01S17/00
    • G01S7/48—Details of systems according to groups G01S13/00, G01S15/00, G01S17/00 of systems according to group G01S17/00
    • G01S7/483—Details of pulse systems
    • G01S7/486—Receivers
    • G01S7/4861—Circuits for detection, sampling, integration or read-out
    • G01S7/4863—Detector arrays, e.g. charge-transfer gates
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
    • H03M1/12—Analogue/digital converters
    • H03M1/124—Sampling or signal conditioning arrangements specially adapted for A/D converters
    • H03M1/1245—Details of sampling arrangements or methods
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
    • H03M1/12—Analogue/digital converters
    • H03M1/124—Sampling or signal conditioning arrangements specially adapted for A/D converters
    • H03M1/129—Means for adapting the input signal to the range the converter can handle, e.g. limiting, pre-scaling ; Out-of-range indication
    • H03M1/1295—Clamping, i.e. adjusting the DC level of the input signal to a predetermined value

Definitions

  • This relates generally to electronic circuits, and more particularly to an analog to digital converter (ADC) design for differential and common mode signals generated in a time-of-flight (TOF) system.
  • ADC analog to digital converter
  • a TOF system includes a light source that emits light pulses. The light pulses are emitted towards a target, which reflects the light pulses.
  • the target is any object of interest, such as an automated component, an animal or an electronic device.
  • a TOF sensor in the TOF system receives the reflected light pulses. The TOF sensor receives the reflected light pulses after a time-of-flight, which is proportional to a distance of the target from the TOF system.
  • the TOF sensor includes a pixel array having multiple pixels.
  • the pixel array receives the reflected light pulses.
  • the pixel array collects light for a predetermined amount of time after the emission of the light by the light source.
  • Light reflected from a far away object travels a longer distance and therefore has a longer time-of-flight.
  • light reflected from a nearby object is received after short time-of-flight.
  • Each pixel in the pixel array generates two outputs. These two outputs are not purely differential.
  • a common mode signal obtained from these two outputs provides information about a level of ambient light.
  • a differential signal obtained from these two outputs provides information about a depth of the target.
  • ADCs analog to digital converters
  • a power required to drive an ADC increases proportionately, and an area required by the ADC also increases proportionately.
  • the ADCs take a significant area of a TOF system. Also, when multiple ADCs are used in the TOF system, a large power is required to drive these ADCs.
  • a circuit includes a first analog to digital converter (ADC) that generates a coarse output in response to a first input and a second input.
  • the first ADC generates the coarse output in a differential phase.
  • a pipeline ADC generates a differential signal in response to the coarse output, the first input and the second input.
  • the pipeline ADC generates the differential signal in a common-mode phase.
  • the first ADC generates a common mode signal in the common-mode phase.
  • FIG. 1 illustrates a circuit
  • FIG. 2 illustrates a circuit, according to an embodiment.
  • FIG. 3 illustrates a circuit, according to an embodiment.
  • FIG. 4 illustrates a comparator, according to an embodiment.
  • FIG. 5 illustrates a timing diagram of a comparator, according to an embodiment.
  • FIG. 6 illustrates a comparator, according to an embodiment.
  • FIG. 7 is a flowchart to illustrate a method of operation of a circuit, according to an embodiment.
  • FIG. 8 illustrates a time-of-flight (TOF) system, according to an embodiment.
  • FIG. 1 illustrates a circuit 100.
  • the circuit 100 includes a pixel array 102, a row decoder 106 and a column sample and hold circuit 110.
  • the pixel array 102 includes multiple pixels illustrated as 104a and 104b. The pixels are arranged in multiple rows and multiple columns.
  • the pixel array 102 has N rows represented as Rl, R2 to RN, and M columns represented as CI, C2 to CM. M and N are positive integers greater than or equal to one.
  • the row decoder 106 and the column sample and hold circuit 110 are coupled to the pixel array 102.
  • the circuit 100 further includes a first analog to digital converter (ADCl) 122 and a second ADC (ADC2) 124.
  • the ADCl 122 and the ADC2 124 are coupled to the column sample and hold circuit 110.
  • a subtractor 126 and an adder 128 are coupled to the ADCl 122 and the ADC2 124.
  • each pixel in the pixel array 102 is charged to a reset voltage level.
  • a light source emits light pulses which are reflected by a target.
  • the pixel array 102 receives light pulses reflected by the target.
  • the pixels in the pixel array 102 discharge from reset voltage levels.
  • the pixels discharge and attain a voltage lower than the reset voltage, based on the intensity of the light pulses and exposure time of the pixel array 102 to the light pulses.
  • the row decoder 106 activates one of the rows in the pixel array 102. For example, row Rl is activated by the row decoder 106.
  • the voltages stored in all the pixels in the row Rl are transferred to the column sample and hold circuit 110.
  • the column sample and hold circuit 110 activates one of the columns in the pixel array 102. For each light pulse received by the pixel array 102, each pixel in the pixel array 102 generates two voltages.
  • the column sample and hold circuit 110 when row Rl is activated by the row decoder 106, the column sample and hold circuit 110 provides voltages corresponding to each pixel of row Rl . These steps are repeated for all the pixels in the pixel array 102.
  • the column sample and hold circuit 110 generates a first input VA 114 and a second input VB 116.
  • the first input VA 114 and the second input VB 116 are voltages generated by the column sample and hold circuit 110 corresponding to one of the pixels in the pixel array 102.
  • the first input VA 1 14 and the second input VB 116 correspond to the voltages generated by the pixel 104a in response to a light pulse.
  • the ADCl 122 receives the first input VA 114, and the ADC2 124 receives the second input VB 116.
  • the subtractor 126 subtracts an output of the ADC2 124 from an output of the ADCl 122 to generate a differential signal 132.
  • the adder 128 sums the output of the ADC2 124 and the output of the ADCl 122 to generate a common mode signal 134.
  • the differential signal 132 is proportional to a difference in the first input VA 114 and the second input VB 116.
  • the common mode signal 134 is proportional to a sum of the first input VA 114 and the second input VB 116.
  • the circuit 100 uses two analog to digital converters, ADCl 122 and ADC2 124.
  • ADCl 122 and ADC2 124 have 12 bit resolution.
  • power and area consumption of each ADC in the circuit 100 is large.
  • a low resolution common mode signal and a high resolution differential signal are suitable for a time-of-flight (TOF) system.
  • TOF time-of-flight
  • both the common mode signal 134 and the differential signal 132 have high resolution.
  • FIG. 2 illustrates a circuit 200, according to an embodiment.
  • the circuit 200 includes a pixel array 202, a row decoder 206 and a column sample and hold circuit 210.
  • the pixel array 202 includes multiple pixels illustrated as 204a and 204b. The pixels are arranged in multiple rows and multiple columns.
  • the pixel array 202 has N rows represented as Rl, R2 to RN, and M columns represented as CI, C2 to CM. M and N are positive integers greater than or equal to one.
  • the row decoder 206 and the column sample and hold circuit 210 are coupled to the pixel array 202.
  • the circuit 200 further includes a subtractor 226, an adder 228, a first analog to digital converter (ADCl) 222 and a second ADC (ADC2) 224.
  • the subtractor 226 and the adder 228 are coupled to the column sample and hold circuit 210.
  • the ADCl 222 is coupled to the subtractor 226, and the ADC2 224 is coupled to the adder 228.
  • each pixel in the pixel array 202 is charged to a reset voltage level.
  • a light source emits light pulses, which are reflected by a target.
  • the pixel array 202 receives light pulses reflected by the target.
  • the pixels in the pixel array 202 discharge from reset voltage levels.
  • the pixels discharge and attain a voltage lower than the reset voltage based on the intensity of the light pulses and exposure time of the pixel array 202 to the light pulses.
  • the row decoder 206 activates one of the rows in the pixel array 202.
  • row Rl is activated by the row decoder 206.
  • the voltages stored in all the pixels in the row Rl are transferred to the column sample and hold circuit 210.
  • the column sample and hold circuit 210 activates one of the columns in the pixel array 202. For each light pulse received by the pixel array 202, each pixel in the pixel array 202 generates two voltages.
  • the column sample and hold circuit 210 when row Rl is activated by the row decoder 206, the column sample and hold circuit 210 provides voltages corresponding to each pixel of row Rl . These steps are repeated for all the pixels in the pixel array 202.
  • the column sample and hold circuit 210 generates a first input VA 214 and a second input VB 216.
  • the first input VA 214 and the second input VB 216 are voltages generated by the column sample and hold circuit 210 corresponding to one of the pixels in the pixel array 202.
  • the first input VA 214 and the second input VB 216 correspond to the voltages generated by the pixel 204a in response to a light pulse.
  • the adder 228 sums the first input VA 214 and the second input VB 216 to generate a first analog signal.
  • the subtractor 226 subtracts the second input VB 216 from the first input VA 214 to generate a second analog signal.
  • the subtractor 226 subtracts the first input VA 214 from the second input VB 216 to generate the second analog signal.
  • the ADC2 224 generates a common mode signal 234 in response to the first analog signal.
  • the ADC2 224 is a flash ADC.
  • the ADCl 222 generates a differential signal 232 in response to the second analog signal.
  • the ADC1 222 is implemented as a pipeline ADC or SAR (successive approximation register) ADC.
  • the pipeline ADC includes a flash ADC for coarse conversion, followed by a SAR ADC for fine conversion.
  • the differential signal 232 is proportional to a difference in the first input VA 214 and the second input VB 216.
  • the common mode signal 234 is proportional to a sum of the first input VA 214 and the second input VB 216.
  • the circuit 200 has reduced power and area requirement as compared to the circuit 100.
  • the ADCl 222 has 12 bit resolution
  • the ADC2 224 has 4 bit resolution.
  • the differential signal 232 generated by the ADCl 222 has high resolution
  • the common mode signal 234 generated by the ADC2 224 has low resolution. Accordingly, circuit 200 is applicable to TOF systems.
  • FIG. 3 illustrates a circuit 300, according to an embodiment.
  • the circuit 300 includes a first analog to digital converter (ADC) 306 and a pipeline analog to digital converter (ADC) 320.
  • the first ADC 306 receives a first input VA 302 and a second input VB 304.
  • the circuit 300 is part of a time-of-flight (TOF) system.
  • the circuit 300 includes a pixel array, a row decoder and a column sample and hold circuit similar to circuit 200 (illustrated in FIG. 2).
  • the column sample and hold circuit provides the first input VA 302 and the second input VB 304 to the first ADC 306.
  • the first input VA 302 and the second input VB 304 correspond to a voltages generated by a pixel in the pixel array in response to a light pulse.
  • the pipeline ADC 320 is coupled to the first ADC 306.
  • the pipeline ADC 320 includes a digital to analog converter (DAC) 316, a first subtractor 318, a second subtractor 322, an amplifier 324 and a second ADC 328.
  • the DAC 316 is coupled to the first ADC 306.
  • the first subtractor 318 receives the first input VA 302 and the second input VB 304.
  • the second subtractor 322 is coupled to the first subtractor 318 and the DAC 316.
  • the amplifier 324 is coupled to the second subtractor 322.
  • the second ADC 328 is coupled to the amplifier 324.
  • the circuit 300 may include one or more additional components that are not discussed here for simplicity of the description.
  • the circuit 300 operates in a differential phase and a common-mode phase.
  • the first ADC 306 generates a coarse output in response to the first input VA 302 and the second input VB 304.
  • the coarse output is proportional to a difference in the first input VA 302 and the second input VB 304.
  • the pipeline ADC 320 generates a differential signal 330 in response to the coarse output, the first input VA 302 and the second input VB 304.
  • the first ADC 306 generates a common mode signal 310.
  • the pipeline ADC 320 receives the coarse output, the first input VA 302 and the second input VB 304, and generates the differential signal 330 in response to the coarse output, the first input VA 302 and the second input VB 304.
  • the differential signal 330 is proportional to a difference in the first input VA 302 and the second input VB 304.
  • the common mode signal 310 is proportional to a sum of the first input VA 302 and the second input VB 304.
  • the DAC 316 in the pipeline ADC 320 receives the coarse output, and generates a first analog signal.
  • the first subtractor 318 subtracts the second input VB 304 from the first input VA 302 to generate a second analog signal.
  • the first subtractor 318 subtracts the first input VA 302 from the second input VB 304 to generate the second analog signal.
  • the second subtractor 322 subtracts the first analog signal from the second analog signal to generate a residue signal.
  • the second subtractor 322 subtracts the second analog signal from the first analog signal to generate the residue signal.
  • the amplifier 324 amplifies the residue signal to generate an amplified residue signal.
  • the second ADC 328 generates the differential signal 330 in response to the amplified residue signal.
  • the first ADC 306 includes multiple comparators. During the differential phase, one of the comparators compares a difference in the first input VA 302 and the second input VB 304 with a resultant reference voltage. The resultant reference voltage is measured using a first reference voltage and a second reference voltage. During the common-mode phase, one of the comparators compares a sum of the first input VA 302 and the second input VB 304 with the resultant reference voltage.
  • the first ADC 306 generates the coarse output in the differential phase.
  • This coarse output is used by the pipeline ADC 320 to generate the differential signal 330 during the common-mode phase.
  • the common-mode phase is used by the first ADC 306 to generate the common mode signal 310.
  • the common mode signal 310 is generated within a time frame used for generating the differential signal 330.
  • the common mode signal 310 is generated by the first ADC 306 before the pipeline ADC 320 generates the differential signal 330.
  • the circuit 300 uses the first ADC 306 to generate both the differential signal 330 and the common mode signal 310. Accordingly, circuit 300 requires less power and area as compared to the circuit 100.
  • the differential signal 330 generated by the pipeline ADC 320 has high resolution
  • the common mode signal 310 generated by the first ADC 306 has low resolution, which makes it compatible to use for TOF systems.
  • FIG. 4 illustrates a comparator 400, according to an embodiment.
  • the comparator 400 is one of the comparators in the first ADC 306.
  • the first ADC 306 may include one or more comparators similar to comparator 400.
  • the comparator 400 receives a first input VA 402, a second input VB 404, a first level shift voltage VLl 412 and a second level shift voltage VL2 414.
  • the comparator 400 also receives a first reference voltage REFP 416 and a second reference voltage REFM 418.
  • the first input VA 402 and the second input VB 404 are similar to the first input VA 302 and the second input VB 304 respectively.
  • the comparator 400 also includes a set of input capacitors represented as CI1 and CI2, and a set of reference capacitors represented as CRl and CR2. In one example, a capacitance of CI1 and CI2 is equal, and a capacitance of CRl and CR2 are equal.
  • the comparator 400 also includes a set of input switches represented as SI1 and SI2, a set of level-shift switches represented as SL1 and SL2, a set of reference switches represented as SRI, SR2, SR3 and SR4, a set of first shorting switches represented as SSI and SS2 and a set of second shorting switches represented as SS3 and SS4.
  • the comparator 400 also includes a set of terminal switches represented as ST1, ST2 and ST3, and a set of common switches represented as SCI and SC2.
  • the input switch SI1 receives the first input VA 402, and the input switch SI2 receives the second input VB 404.
  • the set of input capacitors (CI1, CI2) are coupled to the set of input switches (SI1, SI2).
  • the level-shift switch SL1 is coupled in parallel to the input switch SI1, and receives the first level shift voltage VLl 412.
  • the level-shift switch SL2 is coupled in parallel to the input switch SI2, and receives the second level shift voltage VL2 414.
  • the reference switches SRI, SR2 and SR4 receives the second reference voltage REFM 418, and the reference switch SR3 receives the first reference voltage REFP 416.
  • the reference capacitors (CRl, CR2) are coupled to the set of reference switches (SRI, SR2, SR3 and SR4).
  • the first shorting switches (SSI, SS2) couple the set of input capacitors (CI1, CI2), and the set of second shorting switches (SS3, SS4) couple the set of reference capacitors (CRl, CR2).
  • the set of common switches (SCI, SC2) receives a common mode voltage VCM 408.
  • the set of terminal switches (STl, ST2 and ST3) are coupled to the set of reference capacitors (CR1, CR2) and the set of input capacitors (CI1, CI2).
  • the comparator 400 includes a threshold detector 410 that is coupled to the set of terminal switches (STl, ST2 and ST3) and the set of common switches (SCI, SC2).
  • a first node Nl of the threshold detector 410 is coupled to a second node N2 of the threshold detector 410 through the terminal switch ST2.
  • the common switch SCI is coupled to the first node Nl and receives the common mode voltage VCM 408.
  • the common switch SC2 is coupled to the second node N2 and receives the common mode voltage VCM 408.
  • the reference capacitor CR1 is coupled to the terminal switch STl at a third node N3.
  • the second shorting switch SS4 is coupled between the third node N3 and a fourth node N4.
  • the second shorting switch SS3 is coupled between a ninth node N9 and a tenth node N10.
  • the reference capacitor CR1 is coupled between the ninth node N9 and the third node N3.
  • the reference capacitor CR2 is coupled between the tenth node N10 and the fourth node N4.
  • the first shorting switch SS2 is coupled between a fifth node N5 and a sixth node N6.
  • the first shorting switch SSI is coupled between a seventh node N7 and an eighth node N8.
  • the input capacitor CI1 is coupled between the seventh node N7 and the fifth node N5.
  • the input capacitor CI2 is coupled between the eighth node N8 and the sixth node N6.
  • the input switch SI1 is coupled to the seventh node N7 and receives the first input VA 402.
  • the input switch SI2 is coupled to the eighth node N8 and receives the second input VB 404.
  • the level-shift switch SL1 is coupled to the seventh node N7 and receives the first level shift voltage VLl 412.
  • the level-shift switch SL2 is coupled to the eighth node N8 and receives the second level shift voltage VL2 414.
  • Each of the reference switch SRI and the reference switch SR2 are coupled to the ninth node, and receives the second reference voltage REFM 418.
  • the reference switch SR3 is coupled to the tenth node N10 and receives the first reference voltage REFP 416.
  • the reference switch SR4 is coupled to the tenth node N10 and receives the second reference voltage REFM 418.
  • the comparator 400 is one of the many ways of implementing a comparator, but variations and alternative constructions are possible.
  • the comparator 400 may include one or more additional components that are not discussed here for simplicity of the description.
  • the operation of the comparator 400 is related to the operation of the first ADC 306 of FIG. 3.
  • the first ADC 306 operates in the differential phase and the common-mode phase.
  • the first ADC 306 includes one or more comparators similar to the comparator 400.
  • the comparator 400 also operates in the differential phase and the common-mode phase.
  • the reference switches SR2 and SR3, and the input switches SI1 and SI2 are activated or closed.
  • the first input VA 402 is sampled on a bottom side of the input capacitor CIl which is coupled to the seventh node N7.
  • the second input VB 404 is sampled on a bottom side of the input capacitor CI2 which is coupled to the eighth node N8.
  • the first reference voltage REFP 416 is sampled on a bottom side of the reference capacitor CR2 which is coupled to the tenth node N10.
  • the second reference voltage REFM 418 is sampled on a bottom side of the reference capacitor CRl which is coupled to the ninth node N9.
  • the common switches SCI and SC2, and the terminal switches ST1, ST2 and ST3 are activated.
  • the common mode voltage VCM 408 is sampled on a top side of the input capacitors CIl, CI2 and the reference capacitors CRl and CR2.
  • the third node N3, the fifth node N5, the sixth node N6 and the fourth node N4 are at the common mode voltage VCM 408.
  • the voltages at different nodes of the comparator 400 are:
  • V N9 REFM (1)
  • V N10 REFP (2)
  • V N7 VA (3)
  • V N8 VB (4)
  • V N9 is a voltage at the ninth node N9
  • V NIO is a voltage at the tenth node N10.
  • the first shorting switch SSI and the second shorting switch SS3 are activated.
  • the terminal switches ST1 and ST3 are activated.
  • the common switches SCI, SC2 and the terminal switch ST2 are inactivated.
  • a voltage at the seventh node N7 and at the eighth node N8 is:
  • a first voltage at the first node Nl is:
  • VNI VCM + 0.5 x ⁇ - VA) + 0.5 x ( ⁇ E TM. _ REFM ) ( 8 ) ., -, ⁇ ⁇ *, r , r fVA-VB , _ (REFP-REFM , N
  • V N1 VCM - 0.5 x — J + 0.5 x J (9)
  • a second voltage at the second node N2 is:
  • VNI V CM + 0.5 X — VB) + 0.5 X REFP) (10)
  • V N 2 VCM + 0.5 X — ) - 0.5 X J (1 1)
  • the threshold detector 410 compares the first voltage V N i at the first node Nl and the second voltage VN 2 at the second node N2 to generate a first digital output.
  • the first digital output is generated by each of the comparators in the first ADC 306.
  • the first digital output from each of the comparators forms the coarse output (similar to the coarse output generated by the first ADC 306).
  • the differential phase is followed by the common-mode phase of the comparator 400.
  • the first shorting switch SS2 and the second shorting switch SS4 are activated.
  • the activation of the first shorting switch SS2 shorts the top side of the input capacitors CIl and CI2.
  • the activation of the second shorting switch SS4 shorts the top side of the reference capacitors CRl and CR2.
  • the terminal switch ST2 is activated. All other switches in the comparator 400 remain inactivated. This generates the common mode voltage VCM 408 at the first node Nl and the second node N2.
  • the reference switches SRI and SR4, and level-shift switches SL1 and SL2 are activated, and the terminal switch ST2 is inactivated.
  • the second reference voltage REFM 418 is provided to the bottom side of reference capacitors CRl and CR2.
  • the first level-shift voltage VLl 412 is provided to the bottom side of the input capacitor CIl
  • the second level-shift voltage VL2 414 is provided to the bottom side of the input capacitor CI2.
  • a third voltage generated at the first node Nl is:
  • VNI VCM + 0.5 X ( LSI — J + 0.5 X LS2 — J (12)
  • VNI VCM + 0-5 X (LSI + LS2) - 0.5 X ( ⁇ y ⁇ ) (13)
  • a fourth voltage generated at the second node N2 is:
  • V N2 V CM + 0.5 X [ REFM J + 0.5 X ⁇ REFM J (14)
  • V N2 V CM - 0.5 X (REFP - REFM) (15)
  • the threshold detector 410 compares the third voltage generated at the first node Nl and the fourth voltage generated at the second node N2 to generate a second digital output.
  • the second digital output is generated by each of the comparators in the first ADC 306.
  • the second digital output from each of the comparators forms the common mode signal (similar to the common mode signal 310 generated by the first ADC 306).
  • the circuit 300 is able to generate both the differential signal 330 and the common mode signal 310 using the first ADC 306.
  • the circuit 300 does not require any additional ADC to generate the common mode signal. This reduces an input sampling capacitor of the circuit 300. Also, the circuit 300 requires less power and area as compared to the circuit 100.
  • the comparator 400 provides a solution for using the first ADC 306 to generate the common mode signal 310, and the common mode signal 310 is generated during the common-mode phase when the pipeline ADC 320 is generating the differential signal 330.
  • FIG. 5 illustrates a timing diagram 500 of a comparator, according to an embodiment.
  • the timing diagram 500 is related to the comparator 400.
  • the reference switches SR2 and SR3, and the input switches SI1 and SI2 are activated or closed.
  • the first input VA 402 and the second input VB 404 is sampled on a bottom side of the set of input capacitors CI1 and CI2 respectively.
  • the first reference voltage REFP 416 and the second reference voltage REFM 418 is sampled on a bottom side of the set of reference capacitor CR1 and CR2 respectively.
  • the common switches SCI and SC2, and the terminal switches ST1, ST2 and ST3 are activated.
  • the common mode voltage VCM 408 is sampled on a top side of the input capacitors CI1, CI2 and the reference capacitors CR1 and CR2.
  • the first shorting switch SSI and the second shorting switch SS3 is activated.
  • the terminal switches ST1 and ST3 remain activated.
  • the common switches SC I, SC2 and the terminal switch ST2 are inactivated.
  • a first voltage is generated at the first node Nl of the threshold detector 410, and a second voltage is generated at the second node N2 of the threshold detector 410.
  • a threshold detector trigger (a positive edge trigger) is generated and the threshold detector 410 compares the first voltage and the second voltage to generate the first digital output.
  • the first digital output from each of the comparators forms the coarse output
  • the first shorting switch SS2 and the second shorting switch SS4 are activated. Also, the terminal switch ST2 is activated. All other switches in the comparator 400 remain inactivated. This generates the common mode voltage VCM 408 at the first node Nl and the second node N2. Thereafter, the reference switches SRI and SR4, and level-shift switches SL1 and SL2 are activated, and the terminal switch ST2 is inactivated.
  • the second reference voltage REFM 418 is provided to the bottom side of reference capacitors CR1 and CR2. Thus, a third voltage generated at the second node N2.
  • the first level-shift voltage VL1 412 is provided to the bottom side of the input capacitor CI1
  • the second level-shift voltage VL2 414 is provided to the bottom side of the input capacitor CI2.
  • a fourth voltage generated at the first node Nl A threshold detector trigger (a positive edge trigger) is generated and the threshold detector 410 compares the third voltage generated at the second node N2 and the fourth voltage generated at the first node Nl to generate a second digital output.
  • the second digital output from each of the comparators forms the common mode signal.
  • both differential signal and the common mode signal are generated using the comparator 400.
  • FIG. 6 illustrates a comparator 600, according to an embodiment.
  • the comparator 600 is one of the comparators in the first ADC 306.
  • the first ADC 306 may include one or more comparators similar to comparator 600.
  • the comparator 600 receives a first input VA 602 and a second input VB 604.
  • the comparator 600 also receives a first reference voltage REFP 616, a second reference voltage REFM 618, a third reference voltage REF3 606 and a fourth reference voltage REF4 608.
  • the first input VA 602 and the second input VB 604 are similar to the first input VA 302 and the second input VB 304 respectively
  • the comparator 600 also includes a set of input capacitors represented as CI1 and CI2. In one example, a capacitance of CI1 and CI 2 is equal.
  • the comparator 600 also includes a set of input switches represented as SIl and SI2, a set of reference switches represented as SRI, and SR2, a first shorting switch SSI and a second shorting switch SS2.
  • the comparator 600 also includes a set of common switches represented as SCI and SC2.
  • the input switch SIl receives the first input VA 602, and the input switch SI2 receives the second input VB 604.
  • the set of input capacitors (CI1, CI2) are coupled to the set of input switches (SI1, SI2).
  • the common switch SCI is coupled in parallel to the input switch SI1, and receives the third reference voltage REF3 606.
  • the common switch SC2 is coupled in parallel to the input switch SI2, and receives the fourth reference voltage REF4 608.
  • the reference switches SRI and SR2 receives the first reference voltage REFP 616 and the second reference voltage REFM 618 respectively.
  • the first shorting switch SSI is coupled to the set of input switches (SI1, SI2).
  • the second shorting switch SS2 is coupled to the set of reference switches (SRI, SR2).
  • the comparator 600 includes a threshold detector 610 that is coupled to the set of input capacitors (CI1, CI2).
  • a first node Nl of the threshold detector 610 is coupled to the input capacitor CI1, and a second node N2 of the threshold detector 610 is coupled to the input capacitor CI2.
  • a third node N3 is coupled between the input capacitor CI1 and the input switch SI1.
  • a fourth node N4 is coupled between the input capacitor CI2 and the input switch SI2.
  • the first shorting switch SSI is coupled between the third node N3 and a fourth node N4.
  • the second shorting switch SS2 is coupled between the first node Nl and the second node N2.
  • the input switch SI1 is coupled to the third node N3 and receives the first input VA 602.
  • the input switch SI2 is coupled to the fourth node N4 and receives the second input VB 604.
  • the common switch SCI is coupled to the third node N3 and receives the third reference voltage REF3 606.
  • the common switch SC2 is coupled to the fourth node N4, and receives the fourth reference voltage REF4 608.
  • the reference switch SRI is coupled to the first node Nl and receives the first reference voltage REFP 616.
  • the reference switch SR2 is coupled to the second node N2 and receives the second reference voltage REFM 618.
  • the comparator 600 is one of the many ways of implementing a comparator, but variations and alternative constructions are possible.
  • the comparator 600 may include one or more additional components that are not discussed here for simplicity of the description.
  • the operation of the comparator 600 is related to the operation of the first ADC 306 of FIG. 3.
  • the first ADC 306 operates in the differential phase and the common-mode phase.
  • the first ADC 306 includes one or more comparators similar to the comparator 600.
  • the comparator 600 also operates in the differential phase and the common-mode phase.
  • the reference switches SRI and SR2, and the input switches SI1 and SI2 are activated or closed.
  • the first input VA 602 is sampled on a bottom side of the input capacitor CI1 which is coupled to the third node N3.
  • the second input VB 604 is sampled on a bottom side of the input capacitor CI2 which is coupled to the fourth node N4.
  • the first reference voltage REFP 616 is sampled on the first node Nl .
  • the second reference voltage REFM 618 is sampled on the second node N2.
  • the first shorting switch SSI is activated. All the other switches are inactivated.
  • the voltages at different nodes of the comparator 600 are:
  • V NI REFP - 0.5 X (VA - VB) (18)
  • V N2 REFM + ( ⁇ ⁇ — VB ⁇ (19)
  • V N2 REFM + 0.5 X (VA - VB) (20) where V NI is a voltage at the first node Nl, and V N2 is a voltage at the second node N2. Similarly, voltages at other nodes of the comparator 600 are defined in this description's equations.
  • the threshold detector 610 compares the voltage at the first node Nl and the voltage at the second node N2 to generate a first digital output.
  • the first digital output is generated by each of the comparators in the first ADC 306.
  • the first digital output from each of the comparators forms the coarse output (similar to the coarse output generated by the first ADC 306).
  • the differential phase is followed by the common-mode phase of the comparator 600.
  • the first shorting switch SSI and the second shorting switch SS2 are activated. All other switches are inactivated.
  • the voltages at different nodes of the comparator 600 are:
  • the common switch SC2 is activated, and other switches in the comparator 600 are inactivated.
  • the voltages at different nodes of the comparator 600 are:
  • V N3 0.5 * (VA + VB) (23)
  • V N4 REF4 (24) 0.5 * (REFP + REFM) (25)
  • the threshold detector 610 compares the voltage at the first node Nl and the voltage at the second node N2 to generate a second digital output.
  • the second digital output is generated by each of the comparators in the first ADC 306.
  • the second digital output from each of the comparators forms the common mode signal (similar to the common mode signal 310 generated by the first ADC 306).
  • the circuit 300 is able to generate both the differential signal 330 and the common mode signal 310 using the first ADC 306.
  • the circuit 300 does not require any additional ADC to generate the common mode signal. This reduces an input sampling capacitor of the circuit 300. Also, the circuit 300 requires less power and area as compared to the circuit 100.
  • the comparator 600 provides a solution for using the first ADC 306 to generate the common mode signal 310, and the common mode signal 310 is generated during the common-mode phase when the pipeline ADC 320 is generating the differential signal 330.
  • FIG. 7 is a flowchart 700 to illustrate a method of operation of a circuit, according to an embodiment.
  • the flowchart 700 is related to circuit 300.
  • a first ADC generates a coarse output in response to a first input and a second input VB 304 during a differential phase.
  • a differential signal is generated from the coarse output, the first input and the second input.
  • the first ADC generates a common mode signal.
  • the differential signal is proportional to a difference in the first input and the second input.
  • the common mode signal is proportional to a sum of the first input and the second input.
  • a difference in the first input and the second input is compared with a resultant reference voltage during the differential phase.
  • the resultant reference voltage is measured using a first reference voltage and a second reference voltage.
  • a sum of the first input and the second input is compared with the resultant reference voltage during the common-mode phase.
  • the first ADC 306 in the differential phase, the first ADC 306 generates a coarse output in response to the first input VA 302 and the second input VB 304.
  • the pipeline ADC 320 In the common-mode phase, the pipeline ADC 320 generates a differential signal 330 in response to the coarse output, the first input VA 302 and the second input VB 304. Also, in the common-mode phase, the first ADC 306 generates the common mode signal 310.
  • a first analog signal is generated in response to the coarse output.
  • the second input is subtracted from the first input to generate a second analog signal.
  • the first analog signal is subtracted from the second analog signal to generate a residue signal.
  • the residue signal is amplified to generate an amplified residue signal.
  • the differential signal is generated in response to the amplified residue signal.
  • FIG. 8 illustrates a time-of-flight (TOF) system 800, according to an embodiment.
  • the TOF system 800 includes a light source 802, an amplifier 804 and a timing generator 806.
  • the amplifier 804 is coupled to the timing generator 806, and the light source 802 is coupled to the amplifier 804.
  • the light source 802 is an infrared (IR) light emitting diode (LED) that transmits IR light.
  • IR infrared
  • LED light emitting diode
  • the TOF system 800 includes a pixel array 812.
  • the pixel array 812 includes one or more pixels illustrated as 814.
  • the pixel array 812 is coupled to a circuit 810.
  • Each pixel in the pixel array 812 generates a first input and a second input.
  • the circuit 810 is analogous to the circuit 300 in connection and operation.
  • the circuit 810 includes a coarse ADC and a pipeline ADC.
  • the circuit 810 operates in a differential phase and a common-mode phase. In the differential phase, the first ADC generates a coarse output in response to the first input and the second input. In the common-mode phase, the pipeline ADC generates a differential signal in response to the coarse output, the first input and the second input. Also, in the common-mode phase, the first ADC generates a common mode signal.
  • a processing device 820 is coupled to the circuit 810.
  • the processing device 820 processes the differential signal and the common mode signal.
  • the processing device 820 can be a CISC-type (complex instruction set computer) CPU, RISC-type CPU (reduced instruction set computer), or a digital signal processor (DSP).
  • the timing generator 806 generates a clock frequency.
  • the light source 802 emits light pulses at the clock frequency.
  • the light pulses emitted by the light source 802 are reflected from a target 815 to generate reflected light pulses.
  • the pixel array 812 receives the reflected light pulses.
  • the processing device 820 generates an image based on the reflected light pulses received by the pixel array 812.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • General Physics & Mathematics (AREA)
  • Radar, Positioning & Navigation (AREA)
  • Remote Sensing (AREA)
  • Theoretical Computer Science (AREA)
  • Electromagnetism (AREA)
  • Analogue/Digital Conversion (AREA)

Abstract

In described examples, a circuit (300) includes a first analog to digital converter (ADC) (306) that generates a coarse output in response to a first input (302) and a second input (304). The first ADC (306) generates the coarse output in a differential phase. A pipeline ADC (320) generates a differential signal (330) in response to the coarse output, the first input (302) and the second input (304). The pipeline ADC (320) generates the differential signal (330) in a common-mode phase. The first ADC (306) generates a common mode signal (310) in the common-mode phase.

Description

ADC DESIGN FOR DIFFERENTIAL AND COMMON MODE SIGNALS
[0001] This relates generally to electronic circuits, and more particularly to an analog to digital converter (ADC) design for differential and common mode signals generated in a time-of-flight (TOF) system.
BACKGROUND
[0002] An emerging category of electronic devices is time-of-flight (TOF) systems. The TOF systems are applicable to accelerometers, monolithic gyroscopes, light sensors, conveyor belts, depth sensing, proximity sensing, gesture recognition and imagers. A TOF system includes a light source that emits light pulses. The light pulses are emitted towards a target, which reflects the light pulses. The target is any object of interest, such as an automated component, an animal or an electronic device. A TOF sensor in the TOF system receives the reflected light pulses. The TOF sensor receives the reflected light pulses after a time-of-flight, which is proportional to a distance of the target from the TOF system.
[0003] The TOF sensor includes a pixel array having multiple pixels. The pixel array receives the reflected light pulses. The pixel array collects light for a predetermined amount of time after the emission of the light by the light source. Light reflected from a far away object travels a longer distance and therefore has a longer time-of-flight. By comparison, light reflected from a nearby object is received after short time-of-flight. Each pixel in the pixel array generates two outputs. These two outputs are not purely differential. A common mode signal obtained from these two outputs provides information about a level of ambient light. A differential signal obtained from these two outputs provides information about a depth of the target.
[0004] Both common mode signal and differential signal are converted to digital signals using analog to digital converters (ADCs). As resolution requirement increases, a power required to drive an ADC increases proportionately, and an area required by the ADC also increases proportionately. Thus, the ADCs take a significant area of a TOF system. Also, when multiple ADCs are used in the TOF system, a large power is required to drive these ADCs.
SUMMARY
[0005] In described examples, a circuit includes a first analog to digital converter (ADC) that generates a coarse output in response to a first input and a second input. The first ADC generates the coarse output in a differential phase. A pipeline ADC generates a differential signal in response to the coarse output, the first input and the second input. The pipeline ADC generates the differential signal in a common-mode phase. The first ADC generates a common mode signal in the common-mode phase.
BRIEF DESCRIPTION OF THE DRAWINGS
[0006] FIG. 1 illustrates a circuit.
[0007] FIG. 2 illustrates a circuit, according to an embodiment.
[0008] FIG. 3 illustrates a circuit, according to an embodiment.
[0009] FIG. 4 illustrates a comparator, according to an embodiment.
[0010] FIG. 5 illustrates a timing diagram of a comparator, according to an embodiment.
[0011] FIG. 6 illustrates a comparator, according to an embodiment.
[0012] FIG. 7 is a flowchart to illustrate a method of operation of a circuit, according to an embodiment.
[0013] FIG. 8 illustrates a time-of-flight (TOF) system, according to an embodiment.
DETAILED DESCRIPTION OF EXAMPLE EMB ODFMENT S
[0014] FIG. 1 illustrates a circuit 100. The circuit 100 includes a pixel array 102, a row decoder 106 and a column sample and hold circuit 110. The pixel array 102 includes multiple pixels illustrated as 104a and 104b. The pixels are arranged in multiple rows and multiple columns. The pixel array 102 has N rows represented as Rl, R2 to RN, and M columns represented as CI, C2 to CM. M and N are positive integers greater than or equal to one. The row decoder 106 and the column sample and hold circuit 110 are coupled to the pixel array 102.
[0015] The circuit 100 further includes a first analog to digital converter (ADCl) 122 and a second ADC (ADC2) 124. The ADCl 122 and the ADC2 124 are coupled to the column sample and hold circuit 110. A subtractor 126 and an adder 128 are coupled to the ADCl 122 and the ADC2 124.
[0016] In operation of the circuit 100, each pixel in the pixel array 102 is charged to a reset voltage level. A light source emits light pulses which are reflected by a target. The pixel array 102 receives light pulses reflected by the target. When the pixel array 102 receives the light pulses, the pixels in the pixel array 102 discharge from reset voltage levels. The pixels discharge and attain a voltage lower than the reset voltage, based on the intensity of the light pulses and exposure time of the pixel array 102 to the light pulses. [0017] The row decoder 106 activates one of the rows in the pixel array 102. For example, row Rl is activated by the row decoder 106. The voltages stored in all the pixels in the row Rl are transferred to the column sample and hold circuit 110. The column sample and hold circuit 110 activates one of the columns in the pixel array 102. For each light pulse received by the pixel array 102, each pixel in the pixel array 102 generates two voltages.
[0018] For example, when row Rl is activated by the row decoder 106, the column sample and hold circuit 110 provides voltages corresponding to each pixel of row Rl . These steps are repeated for all the pixels in the pixel array 102. The column sample and hold circuit 110 generates a first input VA 114 and a second input VB 116. The first input VA 114 and the second input VB 116 are voltages generated by the column sample and hold circuit 110 corresponding to one of the pixels in the pixel array 102. For example, the first input VA 1 14 and the second input VB 116 correspond to the voltages generated by the pixel 104a in response to a light pulse.
[0019] The ADCl 122 receives the first input VA 114, and the ADC2 124 receives the second input VB 116. The subtractor 126 subtracts an output of the ADC2 124 from an output of the ADCl 122 to generate a differential signal 132. The adder 128 sums the output of the ADC2 124 and the output of the ADCl 122 to generate a common mode signal 134. The differential signal 132 is proportional to a difference in the first input VA 114 and the second input VB 116. The common mode signal 134 is proportional to a sum of the first input VA 114 and the second input VB 116.
[0020] The circuit 100 uses two analog to digital converters, ADCl 122 and ADC2 124. In one example, both the ADCl 122 and ADC2 124 have 12 bit resolution. Thus, power and area consumption of each ADC in the circuit 100 is large. Also, a low resolution common mode signal and a high resolution differential signal are suitable for a time-of-flight (TOF) system. However, in the circuit 100, both the common mode signal 134 and the differential signal 132 have high resolution.
[0021] FIG. 2 illustrates a circuit 200, according to an embodiment. The circuit 200 includes a pixel array 202, a row decoder 206 and a column sample and hold circuit 210. The pixel array 202 includes multiple pixels illustrated as 204a and 204b. The pixels are arranged in multiple rows and multiple columns. The pixel array 202 has N rows represented as Rl, R2 to RN, and M columns represented as CI, C2 to CM. M and N are positive integers greater than or equal to one. The row decoder 206 and the column sample and hold circuit 210 are coupled to the pixel array 202.
[0022] The circuit 200 further includes a subtractor 226, an adder 228, a first analog to digital converter (ADCl) 222 and a second ADC (ADC2) 224. The subtractor 226 and the adder 228 are coupled to the column sample and hold circuit 210. The ADCl 222 is coupled to the subtractor 226, and the ADC2 224 is coupled to the adder 228.
[0023] In operation of the circuit 200, each pixel in the pixel array 202 is charged to a reset voltage level. A light source emits light pulses, which are reflected by a target. The pixel array 202 receives light pulses reflected by the target. When the pixel array 202 receives the light pulses, the pixels in the pixel array 202 discharge from reset voltage levels. The pixels discharge and attain a voltage lower than the reset voltage based on the intensity of the light pulses and exposure time of the pixel array 202 to the light pulses.
[0024] The row decoder 206 activates one of the rows in the pixel array 202. For example, row Rl is activated by the row decoder 206. The voltages stored in all the pixels in the row Rl are transferred to the column sample and hold circuit 210. The column sample and hold circuit 210 activates one of the columns in the pixel array 202. For each light pulse received by the pixel array 202, each pixel in the pixel array 202 generates two voltages.
[0025] For example, when row Rl is activated by the row decoder 206, the column sample and hold circuit 210 provides voltages corresponding to each pixel of row Rl . These steps are repeated for all the pixels in the pixel array 202. The column sample and hold circuit 210 generates a first input VA 214 and a second input VB 216. The first input VA 214 and the second input VB 216 are voltages generated by the column sample and hold circuit 210 corresponding to one of the pixels in the pixel array 202. For example, the first input VA 214 and the second input VB 216 correspond to the voltages generated by the pixel 204a in response to a light pulse.
[0026] The adder 228 sums the first input VA 214 and the second input VB 216 to generate a first analog signal. The subtractor 226 subtracts the second input VB 216 from the first input VA 214 to generate a second analog signal. In one version, the subtractor 226 subtracts the first input VA 214 from the second input VB 216 to generate the second analog signal. The ADC2 224 generates a common mode signal 234 in response to the first analog signal. In one version, the ADC2 224 is a flash ADC. The ADCl 222 generates a differential signal 232 in response to the second analog signal. In one example, the ADC1 222 is implemented as a pipeline ADC or SAR (successive approximation register) ADC. In one example, the pipeline ADC includes a flash ADC for coarse conversion, followed by a SAR ADC for fine conversion.
[0027] The differential signal 232 is proportional to a difference in the first input VA 214 and the second input VB 216. The common mode signal 234 is proportional to a sum of the first input VA 214 and the second input VB 216. The circuit 200 has reduced power and area requirement as compared to the circuit 100. In one example, the ADCl 222 has 12 bit resolution, and the ADC2 224 has 4 bit resolution. Thus, the differential signal 232 generated by the ADCl 222 has high resolution, and the common mode signal 234 generated by the ADC2 224 has low resolution. Accordingly, circuit 200 is applicable to TOF systems.
[0028] FIG. 3 illustrates a circuit 300, according to an embodiment. The circuit 300 includes a first analog to digital converter (ADC) 306 and a pipeline analog to digital converter (ADC) 320. The first ADC 306 receives a first input VA 302 and a second input VB 304. In one version, the circuit 300 is part of a time-of-flight (TOF) system. In another version, the circuit 300 includes a pixel array, a row decoder and a column sample and hold circuit similar to circuit 200 (illustrated in FIG. 2). The column sample and hold circuit provides the first input VA 302 and the second input VB 304 to the first ADC 306.
[0029] In one example, the first input VA 302 and the second input VB 304 correspond to a voltages generated by a pixel in the pixel array in response to a light pulse. The pipeline ADC 320 is coupled to the first ADC 306. The pipeline ADC 320 includes a digital to analog converter (DAC) 316, a first subtractor 318, a second subtractor 322, an amplifier 324 and a second ADC 328. The DAC 316 is coupled to the first ADC 306. The first subtractor 318 receives the first input VA 302 and the second input VB 304.
[0030] The second subtractor 322 is coupled to the first subtractor 318 and the DAC 316. The amplifier 324 is coupled to the second subtractor 322. The second ADC 328 is coupled to the amplifier 324. The circuit 300 may include one or more additional components that are not discussed here for simplicity of the description.
[0031] In operation, the circuit 300 operates in a differential phase and a common-mode phase. In the differential phase, the first ADC 306 generates a coarse output in response to the first input VA 302 and the second input VB 304. In one example, the coarse output is proportional to a difference in the first input VA 302 and the second input VB 304. In the common-mode phase, the pipeline ADC 320 generates a differential signal 330 in response to the coarse output, the first input VA 302 and the second input VB 304. Also, in the common-mode phase, the first ADC 306 generates a common mode signal 310.
[0032] In the common-mode phase, the pipeline ADC 320 receives the coarse output, the first input VA 302 and the second input VB 304, and generates the differential signal 330 in response to the coarse output, the first input VA 302 and the second input VB 304. The differential signal 330 is proportional to a difference in the first input VA 302 and the second input VB 304. The common mode signal 310 is proportional to a sum of the first input VA 302 and the second input VB 304.
[0033] In the common-mode phase, the DAC 316 in the pipeline ADC 320 receives the coarse output, and generates a first analog signal. The first subtractor 318 subtracts the second input VB 304 from the first input VA 302 to generate a second analog signal. In one version, the first subtractor 318 subtracts the first input VA 302 from the second input VB 304 to generate the second analog signal. The second subtractor 322 subtracts the first analog signal from the second analog signal to generate a residue signal. In one example, the second subtractor 322 subtracts the second analog signal from the first analog signal to generate the residue signal. The amplifier 324 amplifies the residue signal to generate an amplified residue signal. The second ADC 328 generates the differential signal 330 in response to the amplified residue signal.
[0034] The first ADC 306 includes multiple comparators. During the differential phase, one of the comparators compares a difference in the first input VA 302 and the second input VB 304 with a resultant reference voltage. The resultant reference voltage is measured using a first reference voltage and a second reference voltage. During the common-mode phase, one of the comparators compares a sum of the first input VA 302 and the second input VB 304 with the resultant reference voltage.
[0035] Thus, in the circuit 300, the first ADC 306 generates the coarse output in the differential phase. This coarse output is used by the pipeline ADC 320 to generate the differential signal 330 during the common-mode phase. The common-mode phase is used by the first ADC 306 to generate the common mode signal 310. Thus, the common mode signal 310 is generated within a time frame used for generating the differential signal 330. In one version, the common mode signal 310 is generated by the first ADC 306 before the pipeline ADC 320 generates the differential signal 330. [0036] The circuit 300 uses the first ADC 306 to generate both the differential signal 330 and the common mode signal 310. Accordingly, circuit 300 requires less power and area as compared to the circuit 100. In one example, the differential signal 330 generated by the pipeline ADC 320 has high resolution, and the common mode signal 310 generated by the first ADC 306 has low resolution, which makes it compatible to use for TOF systems.
[0037] FIG. 4 illustrates a comparator 400, according to an embodiment. In one example, the comparator 400, is one of the comparators in the first ADC 306. The first ADC 306 may include one or more comparators similar to comparator 400. The comparator 400 receives a first input VA 402, a second input VB 404, a first level shift voltage VLl 412 and a second level shift voltage VL2 414. The comparator 400 also receives a first reference voltage REFP 416 and a second reference voltage REFM 418. The first input VA 402 and the second input VB 404 are similar to the first input VA 302 and the second input VB 304 respectively.
[0038] The comparator 400 also includes a set of input capacitors represented as CI1 and CI2, and a set of reference capacitors represented as CRl and CR2. In one example, a capacitance of CI1 and CI2 is equal, and a capacitance of CRl and CR2 are equal. The comparator 400 also includes a set of input switches represented as SI1 and SI2, a set of level-shift switches represented as SL1 and SL2, a set of reference switches represented as SRI, SR2, SR3 and SR4, a set of first shorting switches represented as SSI and SS2 and a set of second shorting switches represented as SS3 and SS4. The comparator 400 also includes a set of terminal switches represented as ST1, ST2 and ST3, and a set of common switches represented as SCI and SC2.
[0039] The input switch SI1 receives the first input VA 402, and the input switch SI2 receives the second input VB 404. The set of input capacitors (CI1, CI2) are coupled to the set of input switches (SI1, SI2). The level-shift switch SL1 is coupled in parallel to the input switch SI1, and receives the first level shift voltage VLl 412. The level-shift switch SL2 is coupled in parallel to the input switch SI2, and receives the second level shift voltage VL2 414.
[0040] The reference switches SRI, SR2 and SR4 receives the second reference voltage REFM 418, and the reference switch SR3 receives the first reference voltage REFP 416. The reference capacitors (CRl, CR2) are coupled to the set of reference switches (SRI, SR2, SR3 and SR4). The first shorting switches (SSI, SS2) couple the set of input capacitors (CI1, CI2), and the set of second shorting switches (SS3, SS4) couple the set of reference capacitors (CRl, CR2). The set of common switches (SCI, SC2) receives a common mode voltage VCM 408. The set of terminal switches (STl, ST2 and ST3) are coupled to the set of reference capacitors (CR1, CR2) and the set of input capacitors (CI1, CI2). The comparator 400 includes a threshold detector 410 that is coupled to the set of terminal switches (STl, ST2 and ST3) and the set of common switches (SCI, SC2).
[0041] A first node Nl of the threshold detector 410 is coupled to a second node N2 of the threshold detector 410 through the terminal switch ST2. The common switch SCI is coupled to the first node Nl and receives the common mode voltage VCM 408. The common switch SC2 is coupled to the second node N2 and receives the common mode voltage VCM 408. The reference capacitor CR1 is coupled to the terminal switch STl at a third node N3. The second shorting switch SS4 is coupled between the third node N3 and a fourth node N4. The second shorting switch SS3 is coupled between a ninth node N9 and a tenth node N10. The reference capacitor CR1 is coupled between the ninth node N9 and the third node N3. The reference capacitor CR2 is coupled between the tenth node N10 and the fourth node N4.
[0042] The first shorting switch SS2 is coupled between a fifth node N5 and a sixth node N6. The first shorting switch SSI is coupled between a seventh node N7 and an eighth node N8. The input capacitor CI1 is coupled between the seventh node N7 and the fifth node N5. The input capacitor CI2 is coupled between the eighth node N8 and the sixth node N6. The input switch SI1 is coupled to the seventh node N7 and receives the first input VA 402. The input switch SI2 is coupled to the eighth node N8 and receives the second input VB 404. The level-shift switch SL1 is coupled to the seventh node N7 and receives the first level shift voltage VLl 412. The level-shift switch SL2 is coupled to the eighth node N8 and receives the second level shift voltage VL2 414.
[0043] Each of the reference switch SRI and the reference switch SR2 are coupled to the ninth node, and receives the second reference voltage REFM 418. The reference switch SR3 is coupled to the tenth node N10 and receives the first reference voltage REFP 416. The reference switch SR4 is coupled to the tenth node N10 and receives the second reference voltage REFM 418. The comparator 400 is one of the many ways of implementing a comparator, but variations and alternative constructions are possible. The comparator 400 may include one or more additional components that are not discussed here for simplicity of the description.
[0044] The operation of the comparator 400 is related to the operation of the first ADC 306 of FIG. 3. The first ADC 306 operates in the differential phase and the common-mode phase. The first ADC 306 includes one or more comparators similar to the comparator 400. Thus, the comparator 400 also operates in the differential phase and the common-mode phase.
[0045] In the differential phase of the comparator 400, the reference switches SR2 and SR3, and the input switches SI1 and SI2 are activated or closed. Thus, the first input VA 402 is sampled on a bottom side of the input capacitor CIl which is coupled to the seventh node N7. The second input VB 404 is sampled on a bottom side of the input capacitor CI2 which is coupled to the eighth node N8. The first reference voltage REFP 416 is sampled on a bottom side of the reference capacitor CR2 which is coupled to the tenth node N10. The second reference voltage REFM 418 is sampled on a bottom side of the reference capacitor CRl which is coupled to the ninth node N9.
[0046] Also, in the differential phase, the common switches SCI and SC2, and the terminal switches ST1, ST2 and ST3 are activated. Thus, the common mode voltage VCM 408 is sampled on a top side of the input capacitors CIl, CI2 and the reference capacitors CRl and CR2.Thefore, the third node N3, the fifth node N5, the sixth node N6 and the fourth node N4 are at the common mode voltage VCM 408. The voltages at different nodes of the comparator 400 are:
VN9 = REFM (1) VN10 = REFP (2) VN7 = VA (3) VN8 = VB (4) VN3 = VN5 = VN6 = VN4 = VNI= VN2 = VCM (5) where VN9 is a voltage at the ninth node N9, and VNIO is a voltage at the tenth node N10.
Similarly, voltages at other nodes of the comparator 400 are defined in this description's equations.
[0047] Thereafter, in the differential phase, the first shorting switch SSI and the second shorting switch SS3 are activated. The terminal switches ST1 and ST3 are activated. The common switches SCI, SC2 and the terminal switch ST2 are inactivated. When the first shorting switch SSI is activated, a voltage at the seventh node N7 and at the eighth node N8 is:
VNT = VN8 = 0.5 * (VA + VB) (6)
[0048] Similarly, when the second shorting switch SS3 is activated, a voltage at the ninth node N9 and the tenth node N10 is: VN9 = VNIO = 0.5 * (REFP + REFM) (7)
[0049] When the terminal switches ST1 and ST3 are activated and the common switches SCI, SC2 and the terminal switch ST2 are inactivated, a first voltage at the first node Nl is:
VNI = VCM + 0.5 x { - VA) + 0.5 x (≡E ™. _ REFM) (8) ., -,τ^*, r, r fVA-VB , _ (REFP-REFM ,N
VN1 = VCM - 0.5 x — J + 0.5 x J (9)
[0050] Similarly, a second voltage at the second node N2 is:
fVA+VB T r rk \ REFP +REFM _ _ _ _\ M
VNI = VCM + 0.5 X — VB) + 0.5 X REFP) (10)
., γ , „ fVA-VB _ (REFP-REFM
VN2 = VCM + 0.5 X — ) - 0.5 X J (1 1)
[0051] The threshold detector 410 compares the first voltage VNi at the first node Nl and the second voltage VN2 at the second node N2 to generate a first digital output. The first digital output is generated by each of the comparators in the first ADC 306. The first digital output from each of the comparators forms the coarse output (similar to the coarse output generated by the first ADC 306).
[0052] The differential phase is followed by the common-mode phase of the comparator 400. In the common-mode phase, the first shorting switch SS2 and the second shorting switch SS4 are activated. The activation of the first shorting switch SS2 shorts the top side of the input capacitors CIl and CI2. The activation of the second shorting switch SS4 shorts the top side of the reference capacitors CRl and CR2. Also, the terminal switch ST2 is activated. All other switches in the comparator 400 remain inactivated. This generates the common mode voltage VCM 408 at the first node Nl and the second node N2.
[0053] Thereafter, the reference switches SRI and SR4, and level-shift switches SL1 and SL2 are activated, and the terminal switch ST2 is inactivated. Thus, the second reference voltage REFM 418 is provided to the bottom side of reference capacitors CRl and CR2. Also, the first level-shift voltage VLl 412 is provided to the bottom side of the input capacitor CIl, and the second level-shift voltage VL2 414 is provided to the bottom side of the input capacitor CI2. Thus, a third voltage generated at the first node Nl is:
, « r ( i VA+VB\ , _ ,„„ VA+VB\ „
VNI = VCM + 0.5 X ( LSI — J + 0.5 X LS2 — J (12)
VNI = VCM + 0-5 X (LSI + LS2) - 0.5 X (^y^) (13) A fourth voltage generated at the second node N2 is:
REFP+REFM REFP+REFM ,
VN2 = VCM + 0.5 X [ REFM J + 0.5 X { REFM J (14)
VN2 = VCM - 0.5 X (REFP - REFM) (15)
[0054] The threshold detector 410 compares the third voltage generated at the first node Nl and the fourth voltage generated at the second node N2 to generate a second digital output. The second digital output is generated by each of the comparators in the first ADC 306. The second digital output from each of the comparators forms the common mode signal (similar to the common mode signal 310 generated by the first ADC 306).
[0055] Thus, with the use of the comparator 400 in the first ADC 306, the circuit 300 is able to generate both the differential signal 330 and the common mode signal 310 using the first ADC 306. The circuit 300 does not require any additional ADC to generate the common mode signal. This reduces an input sampling capacitor of the circuit 300. Also, the circuit 300 requires less power and area as compared to the circuit 100. The comparator 400 provides a solution for using the first ADC 306 to generate the common mode signal 310, and the common mode signal 310 is generated during the common-mode phase when the pipeline ADC 320 is generating the differential signal 330.
[0056] FIG. 5 illustrates a timing diagram 500 of a comparator, according to an embodiment. The timing diagram 500 is related to the comparator 400. In the differential phase, the reference switches SR2 and SR3, and the input switches SI1 and SI2 are activated or closed. The first input VA 402 and the second input VB 404 is sampled on a bottom side of the set of input capacitors CI1 and CI2 respectively. The first reference voltage REFP 416 and the second reference voltage REFM 418 is sampled on a bottom side of the set of reference capacitor CR1 and CR2 respectively.
[0057] Also, in the differential phase, the common switches SCI and SC2, and the terminal switches ST1, ST2 and ST3 are activated. Thus, the common mode voltage VCM 408 is sampled on a top side of the input capacitors CI1, CI2 and the reference capacitors CR1 and CR2. Thereafter, in the differential phase, the first shorting switch SSI and the second shorting switch SS3 is activated. The terminal switches ST1 and ST3 remain activated. The common switches SC I, SC2 and the terminal switch ST2 are inactivated. A first voltage is generated at the first node Nl of the threshold detector 410, and a second voltage is generated at the second node N2 of the threshold detector 410. A threshold detector trigger (a positive edge trigger) is generated and the threshold detector 410 compares the first voltage and the second voltage to generate the first digital output. The first digital output from each of the comparators forms the coarse output
[0058] In the common-mode phase, the first shorting switch SS2 and the second shorting switch SS4 are activated. Also, the terminal switch ST2 is activated. All other switches in the comparator 400 remain inactivated. This generates the common mode voltage VCM 408 at the first node Nl and the second node N2. Thereafter, the reference switches SRI and SR4, and level-shift switches SL1 and SL2 are activated, and the terminal switch ST2 is inactivated. The second reference voltage REFM 418 is provided to the bottom side of reference capacitors CR1 and CR2. Thus, a third voltage generated at the second node N2.
[0059] Also, the first level-shift voltage VL1 412 is provided to the bottom side of the input capacitor CI1, and the second level-shift voltage VL2 414 is provided to the bottom side of the input capacitor CI2. Thus, a fourth voltage generated at the first node Nl . A threshold detector trigger (a positive edge trigger) is generated and the threshold detector 410 compares the third voltage generated at the second node N2 and the fourth voltage generated at the first node Nl to generate a second digital output. The second digital output from each of the comparators forms the common mode signal. Thus, both differential signal and the common mode signal are generated using the comparator 400.
[0060] FIG. 6 illustrates a comparator 600, according to an embodiment. In one example, the comparator 600 is one of the comparators in the first ADC 306. The first ADC 306 may include one or more comparators similar to comparator 600. The comparator 600 receives a first input VA 602 and a second input VB 604. The comparator 600 also receives a first reference voltage REFP 616, a second reference voltage REFM 618, a third reference voltage REF3 606 and a fourth reference voltage REF4 608. The first input VA 602 and the second input VB 604 are similar to the first input VA 302 and the second input VB 304 respectively
[0061] The comparator 600 also includes a set of input capacitors represented as CI1 and CI2. In one example, a capacitance of CI1 and CI 2 is equal. The comparator 600 also includes a set of input switches represented as SIl and SI2, a set of reference switches represented as SRI, and SR2, a first shorting switch SSI and a second shorting switch SS2. The comparator 600 also includes a set of common switches represented as SCI and SC2.
[0062] The input switch SIl receives the first input VA 602, and the input switch SI2 receives the second input VB 604. The set of input capacitors (CI1, CI2) are coupled to the set of input switches (SI1, SI2). The common switch SCI is coupled in parallel to the input switch SI1, and receives the third reference voltage REF3 606. The common switch SC2 is coupled in parallel to the input switch SI2, and receives the fourth reference voltage REF4 608.
[0063] The reference switches SRI and SR2 receives the first reference voltage REFP 616 and the second reference voltage REFM 618 respectively. The first shorting switch SSI is coupled to the set of input switches (SI1, SI2). The second shorting switch SS2 is coupled to the set of reference switches (SRI, SR2). The comparator 600 includes a threshold detector 610 that is coupled to the set of input capacitors (CI1, CI2).
[0064] A first node Nl of the threshold detector 610 is coupled to the input capacitor CI1, and a second node N2 of the threshold detector 610 is coupled to the input capacitor CI2. A third node N3 is coupled between the input capacitor CI1 and the input switch SI1. A fourth node N4 is coupled between the input capacitor CI2 and the input switch SI2.
[0065] The first shorting switch SSI is coupled between the third node N3 and a fourth node N4. The second shorting switch SS2 is coupled between the first node Nl and the second node N2. The input switch SI1 is coupled to the third node N3 and receives the first input VA 602. The input switch SI2 is coupled to the fourth node N4 and receives the second input VB 604. The common switch SCI is coupled to the third node N3 and receives the third reference voltage REF3 606. The common switch SC2 is coupled to the fourth node N4, and receives the fourth reference voltage REF4 608.
[0066] The reference switch SRI is coupled to the first node Nl and receives the first reference voltage REFP 616. The reference switch SR2 is coupled to the second node N2 and receives the second reference voltage REFM 618. The comparator 600 is one of the many ways of implementing a comparator, but variations and alternative constructions are possible. The comparator 600 may include one or more additional components that are not discussed here for simplicity of the description.
[0067] The operation of the comparator 600 is related to the operation of the first ADC 306 of FIG. 3. The first ADC 306 operates in the differential phase and the common-mode phase. The first ADC 306 includes one or more comparators similar to the comparator 600. Thus, the comparator 600 also operates in the differential phase and the common-mode phase.
[0068] In the differential phase of the comparator 600, the reference switches SRI and SR2, and the input switches SI1 and SI2, are activated or closed. Thus, the first input VA 602 is sampled on a bottom side of the input capacitor CI1 which is coupled to the third node N3. The second input VB 604 is sampled on a bottom side of the input capacitor CI2 which is coupled to the fourth node N4. The first reference voltage REFP 616 is sampled on the first node Nl . The second reference voltage REFM 618 is sampled on the second node N2.
[0069] Also, in the differential phase, the first shorting switch SSI is activated. All the other switches are inactivated. The voltages at different nodes of the comparator 600 are:
VN3 = VN4 = 0.5 * (VA + VB) (16)
Figure imgf000015_0001
VNI =REFP - 0.5 X (VA - VB) (18)
VN2 = REFM + (ΥΔΐ ί— VB^ (19)
VN2 = REFM + 0.5 X (VA - VB) (20) where VNI is a voltage at the first node Nl, and VN2 is a voltage at the second node N2. Similarly, voltages at other nodes of the comparator 600 are defined in this description's equations.
[0070] The threshold detector 610 compares the voltage at the first node Nl and the voltage at the second node N2 to generate a first digital output. The first digital output is generated by each of the comparators in the first ADC 306. The first digital output from each of the comparators forms the coarse output (similar to the coarse output generated by the first ADC 306).
[0071] The differential phase is followed by the common-mode phase of the comparator 600. In the common-mode phase, the first shorting switch SSI and the second shorting switch SS2 are activated. All other switches are inactivated. The voltages at different nodes of the comparator 600 are:
VN3 = VN4 = 0.5 * (VA + VB) (21) VNI = VN2 = 0.5 * (REFP + REFM) (22)
[0072] The common switch SC2 is activated, and other switches in the comparator 600 are inactivated. The voltages at different nodes of the comparator 600 are:
VN3 = 0.5 * (VA + VB) (23)
VN4 = REF4 (24) 0.5 * (REFP + REFM) (25)
0.5 * (REFP + REFM) + REF4 - 0.5*(VA+VB) (26)
[0073] The threshold detector 610 compares the voltage at the first node Nl and the voltage at the second node N2 to generate a second digital output. The second digital output is generated by each of the comparators in the first ADC 306. The second digital output from each of the comparators forms the common mode signal (similar to the common mode signal 310 generated by the first ADC 306).
[0074] Thus, with the use of the comparator 600 in the first ADC 306, the circuit 300 is able to generate both the differential signal 330 and the common mode signal 310 using the first ADC 306. The circuit 300 does not require any additional ADC to generate the common mode signal. This reduces an input sampling capacitor of the circuit 300. Also, the circuit 300 requires less power and area as compared to the circuit 100. The comparator 600 provides a solution for using the first ADC 306 to generate the common mode signal 310, and the common mode signal 310 is generated during the common-mode phase when the pipeline ADC 320 is generating the differential signal 330.
[0075] FIG. 7 is a flowchart 700 to illustrate a method of operation of a circuit, according to an embodiment. The flowchart 700 is related to circuit 300. At step 702, a first ADC generates a coarse output in response to a first input and a second input VB 304 during a differential phase. At step 704, during a common-mode phase, a differential signal is generated from the coarse output, the first input and the second input. Also, in the common-mode phase, the first ADC generates a common mode signal. The differential signal is proportional to a difference in the first input and the second input. The common mode signal is proportional to a sum of the first input and the second input.
[0076] A difference in the first input and the second input is compared with a resultant reference voltage during the differential phase. The resultant reference voltage is measured using a first reference voltage and a second reference voltage. A sum of the first input and the second input is compared with the resultant reference voltage during the common-mode phase.
[0077] In circuit 300, in the differential phase, the first ADC 306 generates a coarse output in response to the first input VA 302 and the second input VB 304. In the common-mode phase, the pipeline ADC 320 generates a differential signal 330 in response to the coarse output, the first input VA 302 and the second input VB 304. Also, in the common-mode phase, the first ADC 306 generates the common mode signal 310.
[0078] A first analog signal is generated in response to the coarse output. The second input is subtracted from the first input to generate a second analog signal. The first analog signal is subtracted from the second analog signal to generate a residue signal. The residue signal is amplified to generate an amplified residue signal. The differential signal is generated in response to the amplified residue signal.
[0079] FIG. 8 illustrates a time-of-flight (TOF) system 800, according to an embodiment. The TOF system 800 includes a light source 802, an amplifier 804 and a timing generator 806. The amplifier 804 is coupled to the timing generator 806, and the light source 802 is coupled to the amplifier 804. In one example, the light source 802 is an infrared (IR) light emitting diode (LED) that transmits IR light.
[0080] The TOF system 800 includes a pixel array 812. The pixel array 812 includes one or more pixels illustrated as 814. The pixel array 812 is coupled to a circuit 810. Each pixel in the pixel array 812 generates a first input and a second input. The circuit 810 is analogous to the circuit 300 in connection and operation. The circuit 810 includes a coarse ADC and a pipeline ADC. The circuit 810 operates in a differential phase and a common-mode phase. In the differential phase, the first ADC generates a coarse output in response to the first input and the second input. In the common-mode phase, the pipeline ADC generates a differential signal in response to the coarse output, the first input and the second input. Also, in the common-mode phase, the first ADC generates a common mode signal.
[0081] A processing device 820 is coupled to the circuit 810. The processing device 820 processes the differential signal and the common mode signal. For example, the processing device 820 can be a CISC-type (complex instruction set computer) CPU, RISC-type CPU (reduced instruction set computer), or a digital signal processor (DSP).
[0082] The timing generator 806 generates a clock frequency. The light source 802 emits light pulses at the clock frequency. The light pulses emitted by the light source 802 are reflected from a target 815 to generate reflected light pulses. The pixel array 812 receives the reflected light pulses. The processing device 820 generates an image based on the reflected light pulses received by the pixel array 812.
[0083] Modifications are possible in the described embodiments, and other embodiments are possible, within the scope of the claims.

Claims

CLAIMS What is claimed is:
1. A circuit comprising:
a first analog to digital converter (ADC) configured to generate a coarse output in response to a first input and a second input, the first ADC configured to generate the coarse output in a differential phase; and
a pipeline ADC configured to generate a differential signal in response to the coarse output, the first input and the second input, the pipeline ADC configured to generate the differential signal in a common-mode phase, wherein the first ADC is configured to generate a common mode signal in the common-mode phase.
2. The circuit of claim 1, wherein the differential signal is proportional to a difference in the first input and the second input.
3. The circuit of claim 1, wherein the common mode signal is proportional to a sum of the first input and the second input.
4. The circuit of claim 1, wherein the pipeline ADC in the common-mode phase is configured to receive the coarse output, the first input and the second input, and configured to generate the differential signal in response to the coarse output, the first input and the second input.
5. The circuit of claim 1, wherein the pipeline ADC includes: a digital to analog converter (DAC) configured to generate a first analog signal in response to the coarse output; a first subtractor configured to subtract the second input from the first input to generate a second analog signal; a second subtractor configured to subtract the first analog signal from the second analog signal to generate a residue signal; an amplifier configured to amplify the residue signal to generate an amplified residue signal; and a second ADC configured to generate the differential signal in response to the amplified residue signal.
6. The circuit of claim 1, wherein the first ADC includes a plurality of comparators, and a comparator of the plurality of comparators is configured to: during the differential phase, compare a difference in the first input and the second input with a resultant reference voltage, the resultant reference voltage being measured using a first reference voltage and a second reference voltage.
7. The circuit of claim 6, wherein a comparator of the plurality of comparators is configured to: during the common-mode phase, compare a sum of the first input and the second input with the resultant reference voltage.
8. The circuit of claim 6, wherein at least one comparator of the plurality of comparators includes:
a set of input switches configured to receive the first input and the second input;
a set of input capacitors coupled to the set of input switches;
a set of level-shift switches coupled in parallel to the input switches, and configured to receive a first level shift voltage and a second level shift voltage;
a set of reference switches configured to receive the first reference voltage and the second reference voltage;
a set of reference capacitors coupled to the set of reference switches;
a set of first shorting switches configured to couple the set of input capacitors;
a set of second shorting switches configured to couple the set of reference capacitors; a set of common switches configured to receive a common mode voltage;
a set of terminal switches coupled to the set of reference capacitors and the set of input capacitors; and
a threshold detector coupled to the set of terminal switches and the set of common switches.
9. The circuit of claim 6, wherein at least one comparator of the plurality of comparators includes:
a set of input switches configured to receive the first input and the second input;
a set of input capacitors coupled to the set of input switches;
a set of common switches coupled in parallel to the input switches, and configured to receive a third reference voltage and a fourth reference voltage;
a set of reference switches configured to receive a first reference voltage and a second reference voltage;
a first shorting switch configured to couple the set of input switches;
a second shorting switch configured to couple the set of reference switches; and a threshold detector coupled to the set of input capacitors.
10. A method comprising:
generating a coarse output by a first analog to digital converter (ADC) from a first input and a second input during a differential phase; and
generating a differential signal from the coarse output, the first input and the second input during a common-mode phase, wherein a common mode signal is generated by the first ADC during the common-mode phase.
11. The method of claim 10, further comprising:
generating a first analog signal in response to the coarse output;
subtracting the second input from the first input to generate a second analog signal;
subtracting the first analog signal from the second analog signal to generate a residue signal;
amplifying the residue signal to generate an amplified residue signal; and
generating the differential signal in response to the amplified residue signal.
12. The method of claim 10, wherein the differential signal is proportional to a difference in the first input and the second input, and the common mode signal is proportional to a sum of the first input and the second input.
13. The method of claim 10, wherein the first ADC includes a plurality of comparators.
14. The method of claim 13, further comprising comparing a difference in the first input and the second input with a resultant reference voltage during the differential phase, wherein the resultant reference voltage is measured using a first reference voltage and a second reference voltage.
15. The method of claim 13, further comprising at each comparator of the plurality of comparators, during the differential phase:
sampling the first input and the second input on a bottom side of a set of input capacitors; sampling the first reference voltage and the second reference voltage on a bottom side of a set of reference capacitors;
sampling a common mode voltage on a top side of the set of input capacitors and a top side of the set of reference capacitors;
shorting the bottom side of the set of input capacitors and shorting the bottom side of the set of reference capacitors to generate a first voltage at a first node of a threshold detector and a second voltage at a second node of the threshold detector, the threshold detector being coupled to the set of input capacitors and the set of reference capacitors; and
comparing the first voltage and the second voltage to generate a first digital output.
16. The method of claim 13, further comprising at each comparator of the plurality of comparators, during the common-mode phase:
shorting the top side of the set of input capacitors and the top sides of the reference capacitors to generate the common mode voltage at the first node and the second node of the threshold detector;
providing a first level-shift voltage and a second level-shift voltage on the bottom side of the set of input capacitors to generate a third voltage at the first node of the threshold detector; providing the first reference voltage and the second reference voltage on the bottom side of the set of reference capacitors to generate a fourth voltage at the second node of the threshold detector; and
comparing the third voltage and the fourth voltage to generate a second digital output.
17. The method of claim 13, wherein the first digital output from each comparator of the plurality of comparators forms the coarse output, and the second digital output from each comparator of the plurality of comparators forms the common mode signal.
18. The method of claim 10, further comprising comparing a sum of the first input and the second input with the resultant reference voltage during the common-mode phase.
19. A time-of-flight (TOF) system comprising:
a light source for emitting light pulses;
a pixel array having a plurality of pixels arranged in a plurality of rows and a plurality of columns; and
a circuit coupled to the pixel array, the circuit configured to receive a first input and a second input from each pixel in the pixel array, the circuit including: a first analog to digital converter (ADC) configured to generate a coarse output in response to the first input and the second input, the first ADC configured to generate the coarse output in a differential phase; and a pipeline ADC configured to generate a differential signal in response to the coarse output, the first input and the second input, the pipeline ADC configured to generate the differential signal in a common -mode phase, wherein the first ADC is configured to generate a common mode signal in the common-mode phase.
20. The TOF system of claim 19, further comprising a processor coupled to the circuit, and configured to process the differential signal and the common mode signal.
PCT/US2016/031149 2015-05-06 2016-05-06 Adc design for differential and common mode signals WO2016179471A1 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
CN201680039218.5A CN107710626B (en) 2015-05-06 2016-05-06 ADC design for differential and common mode signals
EP16790141.2A EP3292633B1 (en) 2015-05-06 2016-05-06 Adc design for differential and common mode signals

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
IN2302CH2015 2015-05-06
IN2302/CHE/2015 2015-05-06
US14/852,104 2015-09-11
US14/852,104 US10078134B2 (en) 2015-05-06 2015-09-11 ADC design for differential and common mode signals

Publications (1)

Publication Number Publication Date
WO2016179471A1 true WO2016179471A1 (en) 2016-11-10

Family

ID=57218035

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2016/031149 WO2016179471A1 (en) 2015-05-06 2016-05-06 Adc design for differential and common mode signals

Country Status (1)

Country Link
WO (1) WO2016179471A1 (en)

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5880690A (en) 1997-07-15 1999-03-09 Exar Corporation Pipeline ADC common-mode tracking circuit
US20110279148A1 (en) * 2010-05-14 2011-11-17 Hikaru Watanabe Sample and hold circuit and a/d converter apparatus
US20130214944A1 (en) * 2012-02-17 2013-08-22 Analog Devices, Inc. Switched-capacitor mdac with common-mode hop regulation
WO2015046735A1 (en) * 2013-09-27 2015-04-02 주식회사 비욘드아이즈 Image sensor generating depth information

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5880690A (en) 1997-07-15 1999-03-09 Exar Corporation Pipeline ADC common-mode tracking circuit
US20110279148A1 (en) * 2010-05-14 2011-11-17 Hikaru Watanabe Sample and hold circuit and a/d converter apparatus
US20130214944A1 (en) * 2012-02-17 2013-08-22 Analog Devices, Inc. Switched-capacitor mdac with common-mode hop regulation
WO2015046735A1 (en) * 2013-09-27 2015-04-02 주식회사 비욘드아이즈 Image sensor generating depth information

Similar Documents

Publication Publication Date Title
EP3292633B1 (en) Adc design for differential and common mode signals
TWI771302B (en) Image sensor and image processing method
US9159750B2 (en) Solid-state image sensing device
KR102174204B1 (en) Successive approximation register and single-slope analog-digital converting apparatus and method, and cmos image sensor thereof
US8872089B2 (en) Solid-state imaging device
EP2800356A1 (en) Image pickup element, image pickup apparatus, electronic device, and image pickup method
CN107968658B (en) Analog-to-digital converter for LIDAR system
US9060139B2 (en) Solid-state imaging apparatus and method for driving the same
US20140078360A1 (en) Imagers with improved analog-to-digital converters
US9543938B2 (en) Comparator, analog-to-digital converting system and method of driving the same
US8797455B2 (en) Analog-to-digital converter, image sensor including the same, and apparatus including image sensor
US9716850B2 (en) BJT pixel circuit capable of cancelling ambient light influence, image system including the same and operating method thereof
US9294116B2 (en) Digital to analog converter discharge circuit and associated method for analog to digital converter circuits
US9473125B2 (en) Comparator, analog-to-digital converting apparatus including the same, and analog-to-digital converting method
US8884803B2 (en) AD converter apparatus, AD converter circuit, and AD conversion method
US11102435B2 (en) Imaging device and method of driving imaging device
US9912898B2 (en) Amplifier, electric circuit, and image sensor
US9007252B1 (en) Analog to digital conversion method and related analog to digital converter
WO2016179471A1 (en) Adc design for differential and common mode signals
JP2014175930A (en) Analog-digital converter
US11743617B2 (en) Image sensor and analog-to-digital converter
US8493096B1 (en) Method for performing a tri-state comparison of two input signals in a window comparator circuit, and window comparator circuit for implementing the method
WO2019092805A1 (en) Amplification circuit and analog-to-digital conversion system having same
US10284214B2 (en) Filter circuit for filtering an input signal of an analogue-to-digital converter
JP2013131813A (en) Analog/digital conversion device and analog/digital conversion method

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 16790141

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE