WO2016105344A1 - Via self alignment and shorting improvement with airgap integration capacitance benefit - Google Patents
Via self alignment and shorting improvement with airgap integration capacitance benefit Download PDFInfo
- Publication number
- WO2016105344A1 WO2016105344A1 PCT/US2014/071909 US2014071909W WO2016105344A1 WO 2016105344 A1 WO2016105344 A1 WO 2016105344A1 US 2014071909 W US2014071909 W US 2014071909W WO 2016105344 A1 WO2016105344 A1 WO 2016105344A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- hardmask
- forming
- metallization level
- mask
- metallization
- Prior art date
Links
- 230000010354 integration Effects 0.000 title description 6
- 230000008901 benefit Effects 0.000 title description 3
- 230000006872 improvement Effects 0.000 title description 3
- 239000000463 material Substances 0.000 claims abstract description 134
- 238000001465 metallisation Methods 0.000 claims abstract description 82
- 239000002184 metal Substances 0.000 claims abstract description 68
- 229910052751 metal Inorganic materials 0.000 claims abstract description 68
- 238000000034 method Methods 0.000 claims abstract description 52
- 239000000758 substrate Substances 0.000 claims abstract description 26
- 239000003989 dielectric material Substances 0.000 claims abstract description 22
- 239000011800 void material Substances 0.000 claims abstract description 3
- 230000008878 coupling Effects 0.000 claims description 11
- 238000010168 coupling process Methods 0.000 claims description 11
- 238000005859 coupling reaction Methods 0.000 claims description 11
- 239000010410 layer Substances 0.000 description 45
- 238000004891 communication Methods 0.000 description 12
- 230000008569 process Effects 0.000 description 6
- 239000004065 semiconductor Substances 0.000 description 5
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 4
- 230000009977 dual effect Effects 0.000 description 4
- VZSRBBMJRBPUNF-UHFFFAOYSA-N 2-(2,3-dihydro-1H-inden-2-ylamino)-N-[3-oxo-3-(2,4,6,7-tetrahydrotriazolo[4,5-c]pyridin-5-yl)propyl]pyrimidine-5-carboxamide Chemical compound C1C(CC2=CC=CC=C12)NC1=NC=C(C=N1)C(=O)NCCC(N1CC2=C(CC1)NN=N2)=O VZSRBBMJRBPUNF-UHFFFAOYSA-N 0.000 description 3
- 230000015572 biosynthetic process Effects 0.000 description 3
- 238000000059 patterning Methods 0.000 description 3
- 238000003491 array Methods 0.000 description 2
- 230000005540 biological transmission Effects 0.000 description 2
- 239000003990 capacitor Substances 0.000 description 2
- 239000004020 conductor Substances 0.000 description 2
- 239000003822 epoxy resin Substances 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 150000004767 nitrides Chemical class 0.000 description 2
- 239000011295 pitch Substances 0.000 description 2
- 229920000647 polyepoxide Polymers 0.000 description 2
- 229910052710 silicon Inorganic materials 0.000 description 2
- 239000010703 silicon Substances 0.000 description 2
- 235000012239 silicon dioxide Nutrition 0.000 description 2
- 239000000377 silicon dioxide Substances 0.000 description 2
- 238000012546 transfer Methods 0.000 description 2
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical group [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 1
- 239000004642 Polyimide Substances 0.000 description 1
- 230000003466 anti-cipated effect Effects 0.000 description 1
- 229910010293 ceramic material Inorganic materials 0.000 description 1
- 229910052802 copper Inorganic materials 0.000 description 1
- 239000010949 copper Substances 0.000 description 1
- 230000005670 electromagnetic radiation Effects 0.000 description 1
- 238000005265 energy consumption Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000005530 etching Methods 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- 229910052732 germanium Inorganic materials 0.000 description 1
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 1
- 239000012212 insulator Substances 0.000 description 1
- 239000011229 interlayer Substances 0.000 description 1
- 230000007774 longterm Effects 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 238000007747 plating Methods 0.000 description 1
- 229920001721 polyimide Polymers 0.000 description 1
- 239000002861 polymer material Substances 0.000 description 1
- 238000012545 processing Methods 0.000 description 1
- 238000011160 research Methods 0.000 description 1
- 239000007787 solid Substances 0.000 description 1
- 238000003860 storage Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/7682—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing the dielectric comprising air gaps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/764—Air gaps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
- H01L21/76807—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics for dual damascene structures
- H01L21/76811—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics for dual damascene structures involving multiple stacked pre-patterned masks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
- H01L21/76816—Aspects relating to the layout of the pattern or to the size of vias or trenches
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76829—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers
- H01L21/76834—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers formation of thin insulating films on the sidewalls or on top of conductors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76897—Formation of self-aligned vias or contact plugs, i.e. involving a lithographically uncritical step
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/84—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being other than a semiconductor body, e.g. being an insulating body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/5226—Via connections in a multilevel interconnection structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
- H01L23/53204—Conductive materials
- H01L23/53209—Conductive materials based on metals, e.g. alloys, metal silicides
- H01L23/53228—Conductive materials based on metals, e.g. alloys, metal silicides the principal metal being copper
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
- H01L23/5329—Insulating materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
Definitions
- Integrated circuit structures generally include devices such as field effect transistors formed in or on a semiconductor substrate in combination with a multi-level interconnect structure with connections between different ones of the devices.
- a representative multilevel interconnect structure includes one or more arrays or levels of wiring lines to provide connections to and between devices. Closely spaced, generally parallel wiring lines, can provide undesirable level of capacitive coupling, particularly, for higher data transmission rates through the wiring lines. Such capacitive coupling can slow data transmission rates and increase energy consumption in a manner that can limit the performance of the integrated circuits.
- One effort to reduce an undesirable level of capacitive coupling between adjacent wiring lines is modifying the dielectric material that separates the wiring lines. Specifically, efforts have been made to replace dielectric materials that have relatively high dielectric constants with materials having lower dielectric constants.
- air as a dielectric by forming, for example, air gaps between adjacent metal lines is one strategy.
- one issue surrounding the use of air gaps is unlanded vias. When conductive vias are misaligned with respect to wiring lines at, for example, a level below and land in an air gap, such misaligned vias reduce shorting margin or, in the worst case, can short adjacent lines.
- Figure 1 shows a cross-sectional side view of a portion of an integrated metallization level in a dielectric layer, the metallization level including two metal lines, a first hardmask material on one metal line, a second hardmask material on the other metal line and a third hardmask material between the first and second hardmask materials disposed in the metal lines.
- Figure 2 shows the structure of Figure 1 following an airgap etch of the third hardmask material and the dielectric layer with selectivity towards (relative to) the first and second hardmask material.
- Figure 3 shows the structure of Figure 2 following filling of the cavity created by the airgap etch with a sacrificial material and planarizing the sacrificial material to be at a similar level (height) as the second hardmask materials.
- Figure 4 shows the structure of Figure 3 following recessing of the sacrificial material to a plane corresponding to a top surface of the metal lines.
- Figure 5 shows the structure of Figure 4 following the filling and planarizing of a fourth hardmask material on the sacrificial material.
- Figure 6 shows the structure of Figure 5 following an etch of the sacrificial material through the fourth hardmask material with selectivity towards dielectric layer, metal lines, and hardmask materials .
- Figure 7 shows the structure of Figure 6 following the introduction of a dielectric layer on the first, second and fourth hardmask materials followed by the formation of a hardmask on the dielectric layer.
- Figure 8 shows the structure of Figure 7 following dual damascene patterning to create trenches and a via in one trench through hardmask material and the dielectric layer to an underlying metal layer.
- Figure 9 shows the final airgapped structure after a dual damascene metallization and polish.
- Figure 10 is an interposer implementing one or more embodiments.
- Figure 11 illustrates an embodiment of a computing device.
- FIG. 1 shows an embodiment of an integrated circuit structure including one or more metallization levels connected to devices (e.g., transistor devices) on a semiconductor substrate.
- structure 100 includes substrate 110 that is, for example, a semiconductor substrate or a semiconductor on insulator (SOI) substrate.
- substrate 110 in one embodiment, has a number of devices and circuits formed in/on a device side of substrate 110 (a top side as viewed).
- structure 100 Overlying a device side of substrate 110 in the structure of Figure 1, in one embodiment, is one or more metallization layers separated from substrate 110 and any adjacent metal layer(s) by dielectric material.
- structure 100 includes etch stop layer 120 of, for example, a nitride, oxide, oxynitride, carbide, oxycarbide or other non-conducting material, followed by dielectric layer 130 that is, for example, silicon dioxide or a material having a dielectric constant less than silicon dioxide.
- dielectric layer 130 Disposed within dielectric layer 130 is a first metallization level including metal line 140 A adjacent to metal line 140B.
- each of metal line 140 A and metal line 140B is a copper material embedded in dielectric layer 130 and formed, for example, by a plating process. As illustrated, the metallization level and dielectric layer 130 collectively define a planar surface. Disposed on a surface of each of metal line 140 A and metal layer 140B is a hardmask.
- Figure 1 shows hardmask material 150A on metal line 140 A and hardmask material 150B on metal layer 140B.
- hardmask material 150A is different (e.g., has a different etch rate characteristic) than hardmask material 150B and hardmask material 150C.
- Hardmask material 150B and hardmask material 150C are also different from one another.
- Suitable hardmask materials include a nitride, oxide, oxynitride, carbide, oxycarbide or other non-conducting material. As illustrated, hardmask material 150C is on top of dielectric layer 130, hardmask material 150A and hardmask material 150B are present on alternating metal lines. An optional layer (etch stop) may or may not exist on top of hardmask material 150C, hardmask material 150B and hardmask material 150A.
- Figure 2 shows the structure of Figure 1 following an airgap etch of hardmask material 150C and dielectric layer 130 with selectivity towards (relative to) hardmask material 150B and hardmask material 150A (i.e., the etchant removes hardmask material 150C and a portion of dielectric layer 130 without or with minimal removal of either hardmask material 150A or hardmask material 150B and metal lines 140A and 140B).
- airgap etch is shown in this embodiment to stop at the base of the metallization level, in another embodiment, airgaps may be etched as deep as needed.
- Figure 3 shows the structure of Figure 2 following filling of the cavity created by the airgap etch with sacrificial material 160 of a dielectric or non-dielectric that is wet or dry etchable by an appropriate chemistry followed by a polish to planarize.
- sacrificial material 160 is a low-density oxide that is wet etchable.
- sacrificial material 160 could be an organic fillable material that can be dry etched through a porous hardmask. This embodiment is shown as an embodiment using two different dielectrics for the purposes of selectivity (a material of dielectric layer 130 and dielectric material 160).
- a material for dielectric layer 130 is wet etchable with an acceptable undercut
- removal of hardmask material 150C alone by dry etch is a possible embodiment (not shown).
- using a sacrificial dielectric material allows for control of an airgap cavity by patterning a stable dielectric layer followed by filling with a sacrificial dielectric material.
- Figure 4 shows the structure of Figure 3 following a recess of sacrificial material 160 to a plane corresponding to a top surface of metal line 140 A and metal layer 140B.
- Sacrificial material 160 may be removed by an etch process
- Figure 5 shows the structure of Figure 4 following the introduction of (forming of) hardmask material 170 on dielectric material 160.
- hardmask material 170 is a porous and etch resistant dielectric that is deposited and planarized. The porosity is chosen such that it allows mass transport through the material so that dielectric material 160 underlying the hardmask material can be etched using an appropriate chemistry.
- hardmask material 170 also has a similar dry etch selectivity as hardmask material 150C, i.e., is able to withstand subsequent etches of hardmask material 150B and hardmask material 150A.
- Components research ILD-Churla is an example of a material that has desired hardmask material 170 properties.
- Figure 6 shows the structure of Figure 5 following a wet etch of dielectric material 160 through porous hardmask material 170 to form the airgap cavity 175.
- Figure 7 shows the structure of Figure 6 following the introduction of (forming of) dielectric layer 180 on hardmask material 150A, hardmask material 150B and hardmask 170 followed by the formation of hardmask 185 on dielectric layer 180.
- Dielectric layer 180 is selected to be a suitable interlayer dielectric material.
- Hardmask material is a suitable material for a damascene process.
- Figure 8 shows the structure of Figure 7 following a dual damascene patterning to create trench 195 A and trench 195B and via 190 in dielectric layer 180 (trenches) and hardmask 150B (vias) to metal line 140B.
- the via etch lands on hardmask material 150B and etches it with selectivity towards hardmask material 170. This would also be true in the case of a via landing on hardmask material 150A and etching it with selectivity towards hardmask material 170 (not shown).
- FIG 9 shows the final airgapped structure after a dual damascene metallization and polish.
- the via is contained by hardmask material 170 and does not punch through to the airgap cavity. Airgaps provide capacitance benefit while hardmask material 170 provides shorting margin improvement.
- FIG 10 illustrates an interposer 200 that includes one or more embodiments.
- the interposer 200 is an intervening substrate used to bridge a first substrate 202 to a second substrate 204.
- the first substrate 202 may be, for instance, an integrated circuit die including airgap integration between metallization layers as described above.
- the second substrate 204 may be, for instance, a memory module, a computer motherboard, or another integrated circuit die.
- the purpose of an interposer 200 is to spread a connection to a wider pitch or to reroute a connection to a different connection.
- an interposer 200 may couple an integrated circuit die to a ball grid array (BGA) 206 that can subsequently be coupled to the second substrate 204.
- BGA ball grid array
- first and second substrates 202/204 are attached to opposing sides of the interposer 200. In other embodiments, the first and second substrates 202/204 are attached to the same side of the interposer 200. And in further embodiments, three or more substrates are interconnected by way of the interposer 200.
- the interposer 200 may be formed of an epoxy resin, a fiberglass-reinforced epoxy resin, a ceramic material, or a polymer material such as polyimide. In further,
- the interposer may be formed of alternate rigid or flexible materials that may include the same materials described above for use in a semiconductor substrate, such as silicon, germanium, and other group III-V and group IV materials.
- the interposer may include metal interconnects 208 and vias 210, including but not limited to through-silicon vias (TSVs) 212.
- the interposer 200 may further include embedded devices 214, including both passive and active devices. Such devices include, but are not limited to, capacitors, decoupling capacitors, resistors, inductors, fuses, diodes, transformers, sensors, and electrostatic discharge (ESD) devices. More complex devices such as radio-frequency (RF) devices, power amplifiers, power management devices, antennas, arrays, sensors, and MEMS devices may also be formed on the interposer 200.
- RF radio-frequency
- apparatuses or processes disclosed herein may be used in the fabrication of interposer 200.
- FIG. 11 illustrates a computing device 300 in accordance with one embodiment.
- the computing device 300 may include a number of components. In one embodiment, these components are attached to one or more motherboards. In an alternate embodiment, these components are fabricated onto a single system-on-a-chip (SoC) die rather than a motherboard.
- SoC system-on-a-chip
- the components in the computing device 300 include, but are not limited to, an integrated circuit die 302 and at least one communication chip 308. In some
- the communication chip 308 is fabricated as part of the integrated circuit die 302.
- the integrated circuit die 302 may include a CPU 304 as well as on-die memory 306, often used as cache memory, that can be provided by technologies such as embedded DRAM (eDRAM) or spin-transfer torque memory (STTM or STTM-RAM).
- eDRAM embedded DRAM
- STTM spin-transfer torque memory
- Computing device 300 may include other components that may or may not be physically and electrically coupled to the motherboard or fabricated within an SoC die.
- volatile memory 310 e.g., DRAM
- non-volatile memory 312 e.g., ROM or flash memory
- graphics processing unit 314 GPU
- digital signal processor 316 a digital signal processor 342 (a specialized processor that executes cryptographic algorithms within hardware)
- chipset 320 an antenna 322, a display or a touchscreen display 324, a touchscreen controller 326, a battery 328 or other power source, a power amplifier (not shown), a global positioning system (GPS) device 344, a compass 330, a motion coprocessor or sensors 332 (that may include an accelerometer, a gyroscope, and a compass), a speaker 334, a camera 336, user input devices 338 (such as a keyboard, mouse, stylus, and touchpad), and a mass storage device 340 (such as hard disk drive, compact disk (CD), digital versatile disk (DVD), and so forth).
- volatile memory 310 e.g., DRAM
- the communications chip 308 enables wireless communications for the transfer of data to and from the computing device 300.
- wireless and its derivatives may be used to describe circuits, devices, systems, methods, techniques, communications channels, etc., that may communicate data through the use of modulated electromagnetic radiation through a non-solid medium. The term does not imply that the associated devices do not contain any wires, although in some embodiments they might not.
- the communication chip 308 may implement any of a number of wireless standards or protocols, including but not limited to Wi-Fi (IEEE 802.11 family), WiMAX (IEEE 802.16 family), IEEE 802.20, long term evolution (LTE), Ev-DO, HSPA+, HSDPA+, HSUPA+, EDGE, GSM, GPRS, CDMA, TDMA, DECT, Bluetooth, derivatives thereof, as well as any other wireless protocols that are designated as 3G, 4G, 5G, and beyond.
- the computing device 300 may include a plurality of communication chips 308. For instance, a first communication chip 308 may be dedicated to shorter range wireless communications such as Wi-Fi and Bluetooth and a second
- the communication chip 308 may be dedicated to longer range wireless communications such as GPS, EDGE, GPRS, CDMA, WiMAX, LTE, Ev-DO, and others.
- the processor 304 of the computing device 300 includes one or more devices, such as transistors and metallization layers and includes airgap integration between metallization layers as described above.
- the term "processor” may refer to any device or portion of a device that processes electronic data from registers and/or memory to transform that electronic data into other electronic data that may be stored in registers and/or memory.
- the communication chip 308 may also include one or more devices, such as transistors and metallization layers and includes airgap integration between metallization layers as described above
- another component housed within the computing device 300 may contain one or more devices, such as transistors or metallization layers and includes airgap integration between metallization layers as described above.
- the computing device 300 may be a laptop computer, a netbook computer, a notebook computer, an ultrabook computer, a smartphone, a tablet, a personal digital assistant (PDA), an ultra mobile PC, a mobile phone, a desktop computer, a server, a printer, a scanner, a monitor, a set-top box, an entertainment control unit, a digital camera, a portable music player, or a digital video recorder.
- the computing device 300 may be any other electronic device that processes data.
- Example 1 is a method including forming a sacrificial material between metal lines of an integrated circuit structure; forming a mask on the sacrificial material; and after forming the mask, removing the sacrificial material to leave a void between the metal lines.
- Example 2 the mask in the method of Example 1 is a dielectric material having a porosity select to allow mass transport therethrough.
- removing the sacrificial material in the method of Example 2 includes removing the sacrificial material through the mask.
- Example 4 prior to forming the sacrificial material, the metal lines in the method of Example 1 are disposed in a dielectric material and the method includes forming a hardmask on each of the metal lines; and removing a portion of the dielectric material.
- Example 5 the sacrificial material in the method of Example 1 is planarized to the metal lines.
- Example 6 forming a hardmask on each of the metal lines in the method of Example 4 includes forming a first hardmask material on a first metal line and a second hardmask material on a second metal line, wherein the second hardmask material is different than the first hardmask material.
- the first metal line and the second metal line in the method of Example 6 are an initial metallization level and after removing the sacrificial material, the method comprises forming a subsequent metallization level.
- forming the subsequent metallization level in the method of Example 7 includes forming an opening in one of the first hardmask material and the second hardmask material exclusive of the other and coupling the subsequent metallization level to the initial level metallization.
- Example 9 after removing the sacrificial material, the method of Example 1 includes forming a dielectric layer on the mask.
- Example 10 an integrated circuit structure including one or more metallization layers is made by any of the methods of Examples 1-9.
- Example 1 1 is a method including forming a first metallization level in a dielectric layer on an integrated circuit structure, the metallization level including a plurality of metal lines; replacing a portion of the dielectric layer with a sacrificial material; forming a mask on the sacrificial material; removing the sacrificial material through the mask; and coupling a second metallization level to the first metallization level.
- Example 12 the mask in the method of Example 1 1 is a dielectric material having a porosity select to allow mass transport therethrough.
- Example 13 prior to replacing a portion of the dielectric layer with a sacrificial material, the method of Example 1 1 includes forming a hardmask on adjacent ones of the plurality of metal lines.
- Example 14 the sacrificial material in the method of Example 13 is planarized to the metallization level.
- forming a hardmask on adjacent ones of the plurality of metal lines in the method of Example 14 includes forming a first hardmask material on a first metal line and a second hardmask material on a second metal line, wherein the second hardmask material is different than the first hardmask material.
- forming the second metallization level in the method of Example 15 includes forming an opening in one of the first hardmask material and the second hardmask material exclusive of the other and coupling the second metallization level to the first metallization level through the opening.
- Example 17 after removing the sacrificial material, the method of Example 16 includes forming a dielectric layer on the mask and coupling a second metallization level to the first metallization level comprises forming an opening in the dielectric layer.
- Example 18 an integrated circuit structure including one or more metallization layers is made by any of the methods of Examples 11-17.
- Example 19 is an apparatus including an integrated circuit substrate; a first metallization level on the substrate; a second metallization; and a mask disposed between the first metallization level and the second metallization level, the mask including a dielectric material having a porosity select to allow mass transport therethrough, wherein each of the first metallization level and the second metallization level includes a plurality of metal lines and a portion of adjacent metal lines of at least one of the first metallization level and the second metallization level are separated by voids.
- Example 20 the mask in the apparatus of Example 19 is disposed on a portion of the plurality of metal lines of the first metallization layer.
- the mask in the apparatus of Example 20 is a first mask and the portion of the plurality of metal lines is a first portion, the apparatus further includes a different second mask on a second portion of the plurality of metal lines.
- Example 22 the second metallization in the apparatus of Example 21 is coupled to the first metallization through an opening in the second mask.
Abstract
Description
Claims
Priority Applications (6)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP14909202.5A EP3238237A4 (en) | 2014-12-22 | 2014-12-22 | Via self alignment and shorting improvement with airgap integration capacitance benefit |
CN201480083536.2A CN107004601B (en) | 2014-12-22 | 2014-12-22 | Via self-alignment and short circuit improvement benefiting from air gap integrated capacitance |
US15/523,330 US10147639B2 (en) | 2014-12-22 | 2014-12-22 | Via self alignment and shorting improvement with airgap integration capacitance benefit |
PCT/US2014/071909 WO2016105344A1 (en) | 2014-12-22 | 2014-12-22 | Via self alignment and shorting improvement with airgap integration capacitance benefit |
KR1020177013516A KR102327974B1 (en) | 2014-12-22 | 2014-12-22 | Via self alignment and shorting improvement with airgap integration capacitance benefit |
TW104138334A TW201635388A (en) | 2014-12-22 | 2015-11-19 | VIA self alignment and shorting improvement with airgap integration capacitance benefit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
PCT/US2014/071909 WO2016105344A1 (en) | 2014-12-22 | 2014-12-22 | Via self alignment and shorting improvement with airgap integration capacitance benefit |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2016105344A1 true WO2016105344A1 (en) | 2016-06-30 |
Family
ID=56151156
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2014/071909 WO2016105344A1 (en) | 2014-12-22 | 2014-12-22 | Via self alignment and shorting improvement with airgap integration capacitance benefit |
Country Status (6)
Country | Link |
---|---|
US (1) | US10147639B2 (en) |
EP (1) | EP3238237A4 (en) |
KR (1) | KR102327974B1 (en) |
CN (1) | CN107004601B (en) |
TW (1) | TW201635388A (en) |
WO (1) | WO2016105344A1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2018125098A1 (en) * | 2016-12-28 | 2018-07-05 | Intel Corporation | Pitch quartered three-dimensional air gaps |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9837355B2 (en) | 2016-03-22 | 2017-12-05 | International Business Machines Corporation | Method for maximizing air gap in back end of the line interconnect through via landing modification |
WO2019190499A1 (en) * | 2018-03-28 | 2019-10-03 | Intel Corporation | Etch stop layer-based approaches for conductive via fabrication and structures resulting therefrom |
KR20210018669A (en) * | 2019-08-08 | 2021-02-18 | 삼성전자주식회사 | Semiconductor device including via and wiring |
US11069610B2 (en) * | 2019-10-15 | 2021-07-20 | Micron Technology, Inc. | Methods for forming microelectronic devices with self-aligned interconnects, and related devices and systems |
TWI771167B (en) * | 2021-08-26 | 2022-07-11 | 南亞科技股份有限公司 | Manufacturing method of semiconductor device |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20030127740A1 (en) * | 2001-09-28 | 2003-07-10 | Sharp Laboratories Of America, Inc. | Air gaps copper interconnect structure |
US20030168747A1 (en) * | 2002-03-11 | 2003-09-11 | Hussein Makarem A. | Method of forming an air gap intermetal layer dielectric (ILD) by utilizing a dielectric material to bridge underlying metal lines |
US20040127001A1 (en) * | 2002-12-27 | 2004-07-01 | International Business Machines Corporation | Robust ultra-low k interconnect structures using bridge-then-metallization fabrication sequence |
US20070259516A1 (en) * | 2006-05-08 | 2007-11-08 | International Business Machines Corporation | Multilayer interconnect structure containing air gaps and method for making |
US20110278730A1 (en) * | 2005-06-13 | 2011-11-17 | Infineon Technologies Ag | Semiconductor Devices and Structures Thereof |
Family Cites Families (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5960316A (en) * | 1997-03-31 | 1999-09-28 | Intel Corporation | Method to fabricate unlanded vias with a low dielectric constant material as an intraline dielectric |
US6413852B1 (en) * | 2000-08-31 | 2002-07-02 | International Business Machines Corporation | Method of forming multilevel interconnect structure containing air gaps including utilizing both sacrificial and placeholder material |
KR100553683B1 (en) * | 2003-05-02 | 2006-02-24 | 삼성전자주식회사 | Semiconductor device and method for fabricating the same |
JP2007523465A (en) * | 2003-05-26 | 2007-08-16 | コーニンクレッカ フィリップス エレクトロニクス エヌ ヴィ | Method for manufacturing substrate having porous dielectric layer and air gap, and substrate |
JP4918778B2 (en) * | 2005-11-16 | 2012-04-18 | 株式会社日立製作所 | Manufacturing method of semiconductor integrated circuit device |
US20090093100A1 (en) * | 2007-10-09 | 2009-04-09 | Li-Qun Xia | Method for forming an air gap in multilevel interconnect structure |
JP2009194286A (en) * | 2008-02-18 | 2009-08-27 | Panasonic Corp | Semiconductor device and method of manufacturing the same |
US7541277B1 (en) * | 2008-04-30 | 2009-06-02 | International Business Machines Corporation | Stress relaxation, selective nitride phase removal |
US8080475B2 (en) * | 2009-01-23 | 2011-12-20 | Intel Corporation | Removal chemistry for selectively etching metal hard mask |
CN102931064B (en) * | 2011-08-12 | 2015-04-29 | 中芯国际集成电路制造(上海)有限公司 | Metal gate forming method |
US9461143B2 (en) * | 2012-09-19 | 2016-10-04 | Intel Corporation | Gate contact structure over active gate and method to fabricate same |
-
2014
- 2014-12-22 WO PCT/US2014/071909 patent/WO2016105344A1/en active Application Filing
- 2014-12-22 US US15/523,330 patent/US10147639B2/en active Active
- 2014-12-22 CN CN201480083536.2A patent/CN107004601B/en active Active
- 2014-12-22 KR KR1020177013516A patent/KR102327974B1/en active IP Right Grant
- 2014-12-22 EP EP14909202.5A patent/EP3238237A4/en not_active Withdrawn
-
2015
- 2015-11-19 TW TW104138334A patent/TW201635388A/en unknown
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20030127740A1 (en) * | 2001-09-28 | 2003-07-10 | Sharp Laboratories Of America, Inc. | Air gaps copper interconnect structure |
US20030168747A1 (en) * | 2002-03-11 | 2003-09-11 | Hussein Makarem A. | Method of forming an air gap intermetal layer dielectric (ILD) by utilizing a dielectric material to bridge underlying metal lines |
US20040127001A1 (en) * | 2002-12-27 | 2004-07-01 | International Business Machines Corporation | Robust ultra-low k interconnect structures using bridge-then-metallization fabrication sequence |
US20110278730A1 (en) * | 2005-06-13 | 2011-11-17 | Infineon Technologies Ag | Semiconductor Devices and Structures Thereof |
US20070259516A1 (en) * | 2006-05-08 | 2007-11-08 | International Business Machines Corporation | Multilayer interconnect structure containing air gaps and method for making |
Non-Patent Citations (1)
Title |
---|
See also references of EP3238237A4 * |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2018125098A1 (en) * | 2016-12-28 | 2018-07-05 | Intel Corporation | Pitch quartered three-dimensional air gaps |
US11152254B2 (en) | 2016-12-28 | 2021-10-19 | Intel Corporation | Pitch quartered three-dimensional air gaps |
Also Published As
Publication number | Publication date |
---|---|
CN107004601A (en) | 2017-08-01 |
KR102327974B1 (en) | 2021-11-17 |
CN107004601B (en) | 2021-05-14 |
US20170250104A1 (en) | 2017-08-31 |
EP3238237A1 (en) | 2017-11-01 |
KR20170097009A (en) | 2017-08-25 |
EP3238237A4 (en) | 2018-08-08 |
US10147639B2 (en) | 2018-12-04 |
TW201635388A (en) | 2016-10-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10147639B2 (en) | Via self alignment and shorting improvement with airgap integration capacitance benefit | |
CN107004633B (en) | Method and structure for contacting closely spaced conductive layers with lead vias using an alternating hard mask and hermetic etch stop liner scheme | |
KR102312732B1 (en) | Structure and method to self align via to top and bottom of tight pitch metal interconnect layers | |
US10892215B2 (en) | Metal on both sides with power distributed through the silicon | |
KR102310014B1 (en) | Novel method for creating alternate hardmask cap interconnect structure with increased overlay margin | |
US10636700B2 (en) | Metal via processing schemes with via critical dimension (CD) control for back end of line (BEOL) interconnects and the resulting structures | |
US10593627B2 (en) | Doric pillar supported maskless airgap structure for capacitance benefit with unlanded via solution | |
KR102367994B1 (en) | Heterogeneous integration of ultra-thin functional blocks by solid-state adhesives and selective transfer | |
US20180323078A1 (en) | Pitch division using directed self-assembly | |
WO2017111804A1 (en) | Structure for improved shorting margin and time dependent dielectric breakdown in interconnect structures |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 14909202 Country of ref document: EP Kind code of ref document: A1 |
|
WWE | Wipo information: entry into national phase |
Ref document number: 15523330 Country of ref document: US |
|
ENP | Entry into the national phase |
Ref document number: 20177013516 Country of ref document: KR Kind code of ref document: A |
|
REEP | Request for entry into the european phase |
Ref document number: 2014909202 Country of ref document: EP |
|
NENP | Non-entry into the national phase |
Ref country code: DE |