WO2015196188A1 - Dual band analog front end for high speed data transmissions in dmt systems - Google Patents

Dual band analog front end for high speed data transmissions in dmt systems Download PDF

Info

Publication number
WO2015196188A1
WO2015196188A1 PCT/US2015/036911 US2015036911W WO2015196188A1 WO 2015196188 A1 WO2015196188 A1 WO 2015196188A1 US 2015036911 W US2015036911 W US 2015036911W WO 2015196188 A1 WO2015196188 A1 WO 2015196188A1
Authority
WO
WIPO (PCT)
Prior art keywords
digital baseband
sub
signal
analog signal
converting
Prior art date
Application number
PCT/US2015/036911
Other languages
French (fr)
Inventor
Debajyoti Pal
Echere Iroaga
William Edward KEASLER, Jr.
Original Assignee
Ikanos Communications, Inc.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ikanos Communications, Inc. filed Critical Ikanos Communications, Inc.
Priority to EP15809668.5A priority Critical patent/EP3158699A4/en
Priority to CN201580032582.4A priority patent/CN106464614A/en
Publication of WO2015196188A1 publication Critical patent/WO2015196188A1/en

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00Modulated-carrier systems
    • H04L27/0002Modulated-carrier systems analog front ends; means for connecting modulators, demodulators or transceivers to a transmission line
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04JMULTIPLEX COMMUNICATION
    • H04J3/00Time-division multiplex systems
    • H04J3/16Time-division multiplex systems in which the time allocation to individual channels within a transmission cycle is variable, e.g. to accommodate varying complexity of signals, to vary number of channels transmitted
    • H04J3/1694Allocation of channels in TDM/TDMA networks, e.g. distributed multiplexers
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L5/00Arrangements affording multiple use of the transmission path
    • H04L5/14Two-way operation using the same type of signal, i.e. duplex
    • H04L5/143Two-way operation using the same type of signal, i.e. duplex for modulated signals
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04MTELEPHONIC COMMUNICATION
    • H04M11/00Telephonic communication systems specially adapted for combination with other electrical systems
    • H04M11/06Simultaneous speech and data transmission, e.g. telegraphic transmission over the same conductors
    • H04M11/062Simultaneous speech and data transmission, e.g. telegraphic transmission over the same conductors using different frequency bands for speech and other data
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04BTRANSMISSION
    • H04B3/00Line transmission systems
    • H04B3/02Details
    • H04B3/32Reducing cross-talk, e.g. by compensating

Definitions

  • the present invention relates to data communications, and more particularly to a dual band analog front end for high speed data transmissions.
  • ITU-T G.9701 commonly referred to as G.fast or the G.fast standard, defines a transceiver specification based on time division duplexing (TDD) for the transmission of the downstream and upstream signals in a bandwidth of approximately 106 MHz.
  • TDD time division duplexing
  • the descriptions herein will refer to this system employing 106MHz of bandwidth as the "first generation G.fast" system.
  • G.9701 a second profile for a 212 MHz bandwidth is currently planned for further study.
  • a first generation G.fast transceiver will use 106 MHz of channel bandwidth consisting of 2048 discrete multitone (DMT) tones (see profile 106a of the G.fast standard) and a 48 kHz symbol rate.
  • DMT discrete multitone
  • a G.fast transceiver with 212 MHz of channel bandwidth is currently being planned.
  • This system will use 4096 DMT tones and a 48 kHz symbol rate.
  • the maximum bit loading can be as high as 12 bits/tone.
  • ADC analog to digital converter
  • a high resolution analog to digital converter (ADC) operating at a high sampling rate can consume a lot of power. Doubling the sampling rate from 212 MHz to 424 MHz can increase power consumption by far more than a factor of two if the effective number of bits (ENOB) coming out of the ADC needs to remain the same. Furthermore, the analog front end (AFE) is typically required to be backward compatible with no impact on power dissipation.
  • ADC analog to digital converter
  • embodiments of the invention provide an analog front end (AFE) capable of combining two independent 106 MHz G.fast baseband transmission channels into a single 212MHz wide G.fast transmission channel.
  • AFE analog front end
  • an AFE according to the invention is also capable of interfacing to a single 212MHz G.fast transmission channels as well as a single 106MHz G.fast transmission channel.
  • an apparatus in a discrete multitone (DMT) communication system having a wide band of tones comprised of non- overlapping first and second sub-bands of tones includes transmit and receive pins coupled to a wire pair, a first transmit and receive channel, a second transmit and receive channel, and an analog front end (AFE) capable of selectively converting digital baseband signals from one or both of the first and second transmit and receive channels into an analog signal having a bandwidth corresponding to one or both of the first and second sub-bands and driven on the transmit pin.
  • AFE analog front end
  • FIG. 1 is a block diagram of an example system implementing the sub-band approach of embodiments of the invention
  • FIG. 2 is a diagram illustrating an example sub-band plan according to embodiments of the invention.
  • FIG. 3 is a block diagram of an example DPU for implementing a sub-band approach toward realizing a second generation G.fast communication services according to embodiments of the invention
  • FIG. 4 is a block diagram of an example embodiment of a dual band AFE according to the invention.
  • FIG. 5 is a block diagram of another example embodiment of a dual band AFE according to the invention. DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
  • Embodiments described as being implemented in software should not be limited thereto, but can include embodiments implemented in hardware, or combinations of software and hardware, and vice-versa, as will be apparent to those skilled in the art, unless otherwise specified herein.
  • an embodiment showing a singular component should not be considered limiting; rather, the invention is intended to encompass other embodiments including a plurality of the same component, and vice-versa, unless explicitly stated otherwise herein.
  • the present invention encompasses present and future known equivalents to the known components referred to herein by way of illustration.
  • embodiments of the invention provide an
  • Analog Front End for the second and higher generations of G.fast that addresses the problems described above, among other things.
  • a channel with large bandwidth is broken down into two or more non-overlapping sub bands, for example a lower sub band and an upper sub band.
  • Each of these sub bands can be mapped to an independent base band channels via appropriate up/down conversion.
  • Each of these base band channels can be then processed via separate circuits with ADCs operating at lower sampling rates.
  • FIG. 1 is a block diagram illustrating an example system for implementing embodiments of the invention.
  • wire pairs 104 are coupled between N G.fast CPE transceivers 1 10 (e.g. transceivers at customer premises such as homes) and corresponding G.fast CO transceivers 120 in DPU 100.
  • transceivers 1 10 and 120 can communicate using time domain duplexing (TDD) as defined in the G.fast standard.
  • TDD time domain duplexing
  • embodiments of the invention can also include frequency domain duplexing (FDD) schemes such as those described in co-pending U.S. Appln. No, 14/662,358, the contents of which are incorporated by reference herein in their entirety,
  • FDD frequency domain duplexing
  • embodiments of the invention implement a general approach of taking two independent first generation G.fast transceivers that use 2048 tones (106MHz bandwidth) and combining them in a certain way to create a second generation G.fast transceiver that uses 4096 tones (212MHz Bandwidth).
  • the G.fast transceivers according to the invention can be included in CO transceivers 120, CPE transceivers 1 10 or both of CO transceivers 120 and CPE transceivers 1 10.
  • 212 MFIz bandwidth can be broken down into two non-overlapping 106 MHz sub bands.
  • a 212 MHz bandwidth channel can be divided into a lower sub band 202 between 0 to 106 MHz and an upper sub band 204 between 106 MHz and 212 MHz, each comprising up to 2048 tones, Each of these sub bands can be mapped to an independent 106 MHz base band channel via appropriate up/down conversion.
  • a first generation G.fast transceiver can send and receive data over either of these single 106 MHz base band channels, with data rates of up to IGbps or more.
  • the present inventors recognize that two first generation G.fast transceivers can be used in combination to transmit and receive data over a bonded channel 206 using up to the 4096 tones in both of sub-bands 202 and 204, thus providing an aggregate rate well over I Gbps. In fact, over very short loops the aggregate data rate could approach 2 Gbps.
  • G.fast e.g. up to 318MHz
  • alternative embodiments of the invention can use three 106 MHz sub-bands and three first generation G.fast transceivers.
  • DPU 100 includes a fiber optic transceiver (GPON ONU) 306, a switch 308, a central controller 312 and a plurality of configurable channels 310 each coupled to a single line 104.
  • GPON ONU fiber optic transceiver
  • switch 308 a switch
  • central controller 312 a plurality of configurable channels 310 each coupled to a single line 104.
  • each channel 310 includes a digital bonding block 302, a pair of first generation G.fast transceivers 120-A and 120-B, and a dual band analog front end (AFE) 304.
  • AFE dual band analog front end
  • DPU 100 may include additional components not shown in FIG. 3, such as components for performing vectoring. However, additional details regarding such additional components will be omitted here for sake of clarity of the invention.
  • a dual band AFE according to embodiments of the invention is not limited to being included in a DPU having the additional components of channels 310 such as that shown in the example implementation of FIG, 3.
  • embodiments of a dual band AFE according to the invention can also be included in channels having only a single first generation G.fast transceiver, or a single second generation G.fast transceiver.
  • transceivers 120 map user data received from GPON ONU 306 and switch 308 to frequency domain symbols which are converted to time domain digital outputs by transceivers 120 and then to analog signals by AFE 304.
  • central controller 312 configures channels 310 for operating in one of several different modes to implement either first or second generation G.fast communications on associated line 104.
  • central controller 312 can perform such configuration after or during an initial handshaking session between a transceiver 120 and a corresponding transceiver 1 10 coupled to line 104, when the capabilities of transceiver 1 10 are determined.
  • G.fast transceivers 120 and digital bonding module 302 are described in co-pending U.S.
  • FIG. 4 One example implementation of AFE 304 according to embodiments of the invention is illustrated in FIG. 4.
  • this example implementation takes two digital channels with CH0_RX/TX being a 106MHz G.fast channel and CH1_RX/TX being either a 106MHz or a 212MHz G.fast channel.
  • the AFE can interface with the outputs of two 106MHz G.fast transceivers such as transceivers 120-A and 120-B shown in FIG. 3, combining them into a 212MHz bandwidth analog signal on the line 104.
  • it can also interface with one 106Mhz G.fast transceiver or one 212MHz G.fast transceiver effectively producing an analog signal having the corresponding bandwidth on the line 104.
  • the digital mux A is switched by central controller 312 to select the channel CH0_TX.
  • the transmit digital signal from the CH0_TX is converted to analog by DAC0 operating at a 212 MHz rate according to Fl, filtered by the TX LPF and coupled to through ATX to line 104.
  • the path through the HPF is disabled by central controller 312 in this case.
  • the signal on the line 104 has a maximum bandwidth of 106MHz in sub-band 202 matching the digital input at CFI0_TX.
  • the analog signal from the line 104 on ARX is amplified by the LNA , filtered by the LPF0 and converted to digital by ADC0 operating at the 212 MHz rate according to Fl .
  • the digital signal at CH0 RX has the same maximum bandwidth (106MHz) as the analog signal on ARX.
  • DSP transceivers 120 which are to be merged into one 212MHz analog signal on the line 104
  • the inputs/outputs of the two transceivers are connected to CH0_RX/TX and CH1JRX/TX.
  • Mux A is switched by central controller 312 to select CH0_TX
  • mux B is configured by central controller 312 to select CH1 TX
  • mux C is configured by central controller 312 to select the output of ADC1.
  • the digital transmit signal on CH0_TX is coupled to the line 104 through DAC0 operating at a 212 MHz rate according to Fl and TX LPF. It will occupy a bandwidth from 0-106 MZz corresponding to sub-band 202.
  • the second channel CH1_TX is converted to digital by DAC1 operating at a 212 MHz rate according to Fl, frequency translated by a mixer operating at a 106 MHz according to F2 and filter by the HPF such that the signal bandwidth sits from 106MHz to 212MHz corresponding to sub-band 204. These are combined and coupled to the line 104 through pin ATX. The resulting signal will have a combined bandwidth 206 from 0 to 212MHz.
  • the 212MHz bandwidth signal on line 104 from the ARX pin is amplified by the LNA, it is split into high frequency and low frequency pieces by the LPF0 and HPF1.
  • the high frequency piece is mixed down to baseband using a mixer operating at a 106 MHz rate according to F2, and filtered by LPF1 , Both ADC1 and ADC0 operating at a 212 MHz rate according to Fl convert the analog signals which both occupy 0 to 106MHz bandwidths.
  • These digital signals are sent on CH1 RX and CHO RX to the two first generation G.fast transceivers.
  • the transceiver input/output is connected to CH1_RX/TX.
  • Mux A is configured by central controller 312 to select the output of the "LPF+DEC" block
  • mux B is configured by central controller 312 to select the output of the "Dwn Mixer” block
  • mux C is configured by central controller 312 to select the output of the "+” block.
  • the CH1_TX digital transmit signal is digitally split into its upper and lower bands 202 and 204 by the LPF+DEC and HPF + DEC blocks.
  • the high frequency section is frequency translated to lower frequency by the Dwn Mixer.
  • the two 106MHz bandwidth signals are then converted by DAC0 and DACl operating at 212 MHz according to Fl to analog.
  • the output of DACl which represents the high frequency piece, is translated to the higher frequency and combined with the lower frequency piece and sent to the line 104 through ATX.
  • the 212Mhz signal from the line 104 is split into high and low frequency pieces in the analog domain as described earlier.
  • the signals are re-combined maintaining the spectral content and sent as one 212Mhz band signal on CHI JRX.
  • Embodiments of the invention achieve lower power dissipation in the ADC since they run at lower frequencies and do not require calibration for path mismatch which would be the case for time interleaved converters.
  • each ADC's dynamic range is more efficiently utilized by the
  • implementation also supports backward compatibility with 106MHz G.fast standard while supporting 212MHz G.fast standard. And finally, the implementation can be used for "bonding" two G.fast 106MHz channels to increase data rate.

Landscapes

  • Engineering & Computer Science (AREA)
  • Signal Processing (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Analogue/Digital Conversion (AREA)
  • Cable Transmission Systems, Equalization Of Radio And Reduction Of Echo (AREA)
  • Transceivers (AREA)

Abstract

According to general aspects, embodiments of the invention provide an analog front end (AFE) capable of combining two independent 106 MHz G.fast baseband transmission channels into a single 212MHz wide G.fast transmission channel, In these and other embodiments, an AFE according to the invention is also capable of interfacing to a single 212MHz G.fast transmission channels as well as a single 106MHz G.fast transmission channel.

Description

DUAL BAND ANALOG FRONT END FOR HIGH SPEED DATA TRANSMISSIONS
IN DMT SYSTEMS
CROSS-REFERENCE TO RELATED APPLICATIONS
[0001] The present application claims priority to U.S. Prov. Appln, No. 62/015, 149 filed June 20, 2014, the contents of which are incorporated by reference herein in their entirety.
FIELD OF THE INVENTION
[0002] The present invention relates to data communications, and more particularly to a dual band analog front end for high speed data transmissions.
BACKGROUND OF THE INVENTION
[0003] ITU-T G.9701 , commonly referred to as G.fast or the G.fast standard, defines a transceiver specification based on time division duplexing (TDD) for the transmission of the downstream and upstream signals in a bandwidth of approximately 106 MHz. The descriptions herein will refer to this system employing 106MHz of bandwidth as the "first generation G.fast" system. In G.9701, a second profile for a 212 MHz bandwidth is currently planned for further study.
[0004] A first generation G.fast transceiver will use 106 MHz of channel bandwidth consisting of 2048 discrete multitone (DMT) tones (see profile 106a of the G.fast standard) and a 48 kHz symbol rate. In its second generation, a G.fast transceiver with 212 MHz of channel bandwidth is currently being planned. This system will use 4096 DMT tones and a 48 kHz symbol rate. According to the G.fast standard, the maximum bit loading can be as high as 12 bits/tone. In order to support this requirement, an analog to digital converter (ADC) with high resolution running at a very high sampling rate is needed.
[0005] A high resolution analog to digital converter (ADC) operating at a high sampling rate can consume a lot of power. Doubling the sampling rate from 212 MHz to 424 MHz can increase power consumption by far more than a factor of two if the effective number of bits (ENOB) coming out of the ADC needs to remain the same. Furthermore, the analog front end (AFE) is typically required to be backward compatible with no impact on power dissipation.
[0006] There is therefore a need for an AFE design that overcomes these obstacles, among others. SUMMARY OF THE INVENTION
[0007] According to general aspects, embodiments of the invention provide an analog front end (AFE) capable of combining two independent 106 MHz G.fast baseband transmission channels into a single 212MHz wide G.fast transmission channel. In these and other embodiments, an AFE according to the invention is also capable of interfacing to a single 212MHz G.fast transmission channels as well as a single 106MHz G.fast transmission channel.
[0008] In accordance with these and other aspects, an apparatus in a discrete multitone (DMT) communication system having a wide band of tones comprised of non- overlapping first and second sub-bands of tones according to embodiments of the invention includes transmit and receive pins coupled to a wire pair, a first transmit and receive channel, a second transmit and receive channel, and an analog front end (AFE) capable of selectively converting digital baseband signals from one or both of the first and second transmit and receive channels into an analog signal having a bandwidth corresponding to one or both of the first and second sub-bands and driven on the transmit pin.
BRIEF DESCRIPTION OF THE DRAWINGS
[0009] These and other aspects and features of the present invention will become apparent to those ordinarily skilled in the art upon review of the following description of specific embodiments of the invention in conjunction with the accompanying figures, wherein:
[0010] FIG. 1 is a block diagram of an example system implementing the sub-band approach of embodiments of the invention;
[0011] FIG. 2 is a diagram illustrating an example sub-band plan according to embodiments of the invention; and
[0012] FIG. 3 is a block diagram of an example DPU for implementing a sub-band approach toward realizing a second generation G.fast communication services according to embodiments of the invention;
[0013] FIG. 4 is a block diagram of an example embodiment of a dual band AFE according to the invention; and
[0014] FIG. 5 is a block diagram of another example embodiment of a dual band AFE according to the invention. DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
[0015] The present invention will now be described in detail with reference to the drawings, which are provided as illustrative examples of the invention so as to enable those skilled in the art to practice the invention. Notably, the figures and examples below are not meant to limit the scope of the present invention to a single embodiment, but other embodiments are possible by way of interchange of some or all of the described or illustrated elements. Moreover, where certain elements of the present invention can be partially or fully implemented using known components, only those portions of such known components that are necessary for an understanding of the present invention will be described, and detailed descriptions of other portions of such known components will be omitted so as not to obscure the invention. Embodiments described as being implemented in software should not be limited thereto, but can include embodiments implemented in hardware, or combinations of software and hardware, and vice-versa, as will be apparent to those skilled in the art, unless otherwise specified herein. In the present specification, an embodiment showing a singular component should not be considered limiting; rather, the invention is intended to encompass other embodiments including a plurality of the same component, and vice-versa, unless explicitly stated otherwise herein. Moreover, applicants do not intend for any term in the specification or claims to be ascribed an uncommon or special meaning unless explicitly set forth as such. Further, the present invention encompasses present and future known equivalents to the known components referred to herein by way of illustration.
[0016] According to certain general aspects, embodiments of the invention provide an
Analog Front End (AFE) for the second and higher generations of G.fast that addresses the problems described above, among other things.
[0017] In embodiments of the invention, a channel with large bandwidth is broken down into two or more non-overlapping sub bands, for example a lower sub band and an upper sub band. Each of these sub bands can be mapped to an independent base band channels via appropriate up/down conversion. Each of these base band channels can be then processed via separate circuits with ADCs operating at lower sampling rates.
[0018] FIG. 1 is a block diagram illustrating an example system for implementing embodiments of the invention. As shown, wire pairs 104 are coupled between N G.fast CPE transceivers 1 10 (e.g. transceivers at customer premises such as homes) and corresponding G.fast CO transceivers 120 in DPU 100. It should be noted that transceivers 1 10 and 120 can communicate using time domain duplexing (TDD) as defined in the G.fast standard.
However, embodiments of the invention can also include frequency domain duplexing (FDD) schemes such as those described in co-pending U.S. Appln. No, 14/662,358, the contents of which are incorporated by reference herein in their entirety,
[0019] According to one aspect, embodiments of the invention implement a general approach of taking two independent first generation G.fast transceivers that use 2048 tones (106MHz bandwidth) and combining them in a certain way to create a second generation G.fast transceiver that uses 4096 tones (212MHz Bandwidth). The G.fast transceivers according to the invention can be included in CO transceivers 120, CPE transceivers 1 10 or both of CO transceivers 120 and CPE transceivers 1 10.
[0020] More particularly, the present inventors further recognize that a channel with
212 MFIz bandwidth can be broken down into two non-overlapping 106 MHz sub bands. For example, as shown in FIG. 2, a 212 MHz bandwidth channel can be divided into a lower sub band 202 between 0 to 106 MHz and an upper sub band 204 between 106 MHz and 212 MHz, each comprising up to 2048 tones, Each of these sub bands can be mapped to an independent 106 MHz base band channel via appropriate up/down conversion. A first generation G.fast transceiver can send and receive data over either of these single 106 MHz base band channels, with data rates of up to IGbps or more.
[0021] According to embodiments of the invention, furthermore, the present inventors recognize that two first generation G.fast transceivers can be used in combination to transmit and receive data over a bonded channel 206 using up to the 4096 tones in both of sub-bands 202 and 204, thus providing an aggregate rate well over I Gbps. In fact, over very short loops the aggregate data rate could approach 2 Gbps.
[0022] It should be noted that the principles of the invention can be extended to future generations of G.fast (e.g. up to 318MHz) or other high bandwidth systems. In an example generation of G.fast operating with bandwidths up to 318 MHz, alternative embodiments of the invention can use three 106 MHz sub-bands and three first generation G.fast transceivers.
[0023] A block diagram illustrating an example DPU 100 for implementing aspects of the present invention is shown in FIG, 3. As shown, DPU 100 includes a fiber optic transceiver (GPON ONU) 306, a switch 308, a central controller 312 and a plurality of configurable channels 310 each coupled to a single line 104.
[0024] As further shown in the example of FIG. 3, each channel 310 includes a digital bonding block 302, a pair of first generation G.fast transceivers 120-A and 120-B, and a dual band analog front end (AFE) 304. Each of these components can be configured for different operational modes in accordance with signals from central controller 312, as will become more apparent from the descriptions below. It should be noted that DPU 100 may include additional components not shown in FIG. 3, such as components for performing vectoring. However, additional details regarding such additional components will be omitted here for sake of clarity of the invention.
[0025] It should be noted that a dual band AFE according to embodiments of the invention is not limited to being included in a DPU having the additional components of channels 310 such as that shown in the example implementation of FIG, 3. For example, according to aspects to be described in more detail below, embodiments of a dual band AFE according to the invention can also be included in channels having only a single first generation G.fast transceiver, or a single second generation G.fast transceiver.
[0026] In general operation of the example implementation shown in FIG. 3, during downstream TDD frames, transceivers 120 map user data received from GPON ONU 306 and switch 308 to frequency domain symbols which are converted to time domain digital outputs by transceivers 120 and then to analog signals by AFE 304. As will be described in more detail below, central controller 312 configures channels 310 for operating in one of several different modes to implement either first or second generation G.fast communications on associated line 104. In one possible example, central controller 312 can perform such configuration after or during an initial handshaking session between a transceiver 120 and a corresponding transceiver 1 10 coupled to line 104, when the capabilities of transceiver 1 10 are determined.
[0027] Additional operational and implementation aspects of central controller 312,
G.fast transceivers 120 and digital bonding module 302 are described in co-pending U.S.
Appln. No. (14IK1 1), which is incorporated by reference herein in its entirety.
[0028] One example implementation of AFE 304 according to embodiments of the invention is illustrated in FIG. 4.
[0029] Referring to FIG. 4, this example implementation takes two digital channels with CH0_RX/TX being a 106MHz G.fast channel and CH1_RX/TX being either a 106MHz or a 212MHz G.fast channel. In one example implementation, the AFE can interface with the outputs of two 106MHz G.fast transceivers such as transceivers 120-A and 120-B shown in FIG. 3, combining them into a 212MHz bandwidth analog signal on the line 104. In other example implementations it can also interface with one 106Mhz G.fast transceiver or one 212MHz G.fast transceiver effectively producing an analog signal having the corresponding bandwidth on the line 104.
[0030] For example, in the event the AFE 304 is to be used to interface with a single
106MHz G.fast transceiver 120, the transceiver input/output will be connected to
CH0_RX/TX. The digital mux A is switched by central controller 312 to select the channel CH0_TX. The transmit digital signal from the CH0_TX is converted to analog by DAC0 operating at a 212 MHz rate according to Fl, filtered by the TX LPF and coupled to through ATX to line 104. The path through the HPF is disabled by central controller 312 in this case. The signal on the line 104 has a maximum bandwidth of 106MHz in sub-band 202 matching the digital input at CFI0_TX. In the receive direction, the analog signal from the line 104 on ARX is amplified by the LNA , filtered by the LPF0 and converted to digital by ADC0 operating at the 212 MHz rate according to Fl . Once again, the digital signal at CH0 RX has the same maximum bandwidth (106MHz) as the analog signal on ARX.
[0031] In the event the AFE 304 is to be used to interface with two 106MHz G.fast
DSP transceivers 120 which are to be merged into one 212MHz analog signal on the line 104
(e.g. a bonded signal such as that described in more detail in co-pending application No.
(14IK1 1)), the inputs/outputs of the two transceivers are connected to CH0_RX/TX and CH1JRX/TX. Mux A is switched by central controller 312 to select CH0_TX, mux B is configured by central controller 312 to select CH1 TX and mux C is configured by central controller 312 to select the output of ADC1. The digital transmit signal on CH0_TX is coupled to the line 104 through DAC0 operating at a 212 MHz rate according to Fl and TX LPF. It will occupy a bandwidth from 0-106 MZz corresponding to sub-band 202. The second channel CH1_TX, is converted to digital by DAC1 operating at a 212 MHz rate according to Fl, frequency translated by a mixer operating at a 106 MHz according to F2 and filter by the HPF such that the signal bandwidth sits from 106MHz to 212MHz corresponding to sub-band 204. These are combined and coupled to the line 104 through pin ATX. The resulting signal will have a combined bandwidth 206 from 0 to 212MHz. In the receive direction, the 212MHz bandwidth signal on line 104 from the ARX pin is amplified by the LNA, it is split into high frequency and low frequency pieces by the LPF0 and HPF1. The high frequency piece is mixed down to baseband using a mixer operating at a 106 MHz rate according to F2, and filtered by LPF1 , Both ADC1 and ADC0 operating at a 212 MHz rate according to Fl convert the analog signals which both occupy 0 to 106MHz bandwidths. These digital signals are sent on CH1 RX and CHO RX to the two first generation G.fast transceivers.
[0032] In the event the AFE 304 is to be used to interface with one 212MHz G.fast transceiver 120 (in a different embodiment of channel 310), the transceiver input/output is connected to CH1_RX/TX. Mux A is configured by central controller 312 to select the output of the "LPF+DEC" block, mux B is configured by central controller 312 to select the output of the "Dwn Mixer" block and mux C is configured by central controller 312 to select the output of the "+" block. The CH1_TX digital transmit signal is digitally split into its upper and lower bands 202 and 204 by the LPF+DEC and HPF + DEC blocks. The high frequency section is frequency translated to lower frequency by the Dwn Mixer. The two 106MHz bandwidth signals are then converted by DAC0 and DACl operating at 212 MHz according to Fl to analog. The output of DACl, which represents the high frequency piece, is translated to the higher frequency and combined with the lower frequency piece and sent to the line 104 through ATX. In the receive direction, the 212Mhz signal from the line 104 is split into high and low frequency pieces in the analog domain as described earlier. In the digital domain, the signals are re-combined maintaining the spectral content and sent as one 212Mhz band signal on CHI JRX.
[0033] It should be noted that while FIG, 4 and the description above shows two
DACs in the transmit path, It is possible and likely that only one DAC running at twice the frequency is used since the DAC power consumption is not usually an issue. In this case, the implementation would be as is shown in FIG, 5.
[0034] Embodiments of the invention achieve lower power dissipation in the ADC since they run at lower frequencies and do not require calibration for path mismatch which would be the case for time interleaved converters.
[0035] Moreover, each ADC's dynamic range is more efficiently utilized by the
Automatic Gain Control (AGC) as the ADCs only see "in-band" signals, The
implementation also supports backward compatibility with 106MHz G.fast standard while supporting 212MHz G.fast standard. And finally, the implementation can be used for "bonding" two G.fast 106MHz channels to increase data rate.
[0036] Although the present invention has been particularly described with reference to the preferred embodiments thereof, it should be readily apparent to those of ordinary skill in the art that changes and modifications in the form and details may be made without departing from the spirit and scope of the invention, It is intended that the appended claims encompass such changes and modifications,

Claims

WHAT IS CLAIMED IS:
1. An apparatus in a discrete multitone (DMT) communication system having a wide band of tones comprised of non-overlapping first and second sub-bands of tones, the apparatus comprising:
transmit and receive pins coupled to a wire pair;
a first transmit and receive channel;
a second transmit and receive channel; and
an analog front end (AFE) capable of selectively converting digital baseband signals from one or both of the first and second transmit and receive channels into an analog signal having a bandwidth corresponding to one or both of the first and second sub-bands and driven on the transmit pin.
2. An apparatus according to claim 1, wherein the AFE is further capable of selectively converting an analog signal using one or both of the first and second sub-bands from the receive pin into digital baseband signals provided to one or both of the first and second transmit and receive channels,
3. An apparatus according to claim 1, wherein the AFE includes:
a first multiplexer for selectively passing one of the digital baseband signals from the first transmit and receive channel;
a first digital to analog converter for converting the one digital baseband signal to a first portion of the analog signal corresponding to the first sub-band;
a second multiplexer for selectively passing another of the digital baseband signals from the second transmit and receive channel;
a second digital to analog converter for converting the one digital baseband signal to a second portion of the analog signal; and
a mixer for causing the second portion to occupy the second sub-band,
4. An apparatus according to claim 1, wherein the AFE includes:
a low pass filter for passing a first portion of a digital baseband signal from the second transmit and receive channel; a first multiplexer for selectively passing the first portion of the digital baseband signal;
a first digital to analog converter for converting the first portion of the digital baseband signal to a first portion of the analog signal corresponding to the first sub-band; a high pass filter for passing a second portion of the digital baseband signal from the second transmit and receive channel;
a down mixer for converting the second portion of the digital baseband signal to baseband;
a second multiplexer for selectively passing the converted second portion of the digital baseband signal;
a second digital to analog converter for converting the converted second portion of the digital baseband signal to a second portion of the analog signal; and
a mixer for causing the second portion to occupy the second sub-band.
5. An apparatus according to claim 2, wherein the AFE includes:
a lowpass filter for passing a first portion of the analog signal corresponding to the first sub-band;
a first analog to digital converter for converting the first portion of the analog signal to one digital baseband signal;
a first multiplexer for selectively passing the one digital baseband signal to the first transmit and receive channel;
a highpass filter for passing a second portion of the analog signal corresponding to the second sub-band;
a mixer for converting the second portion to baseband;
a second analog to digital converter for converting the second portion of the analog signal to another digital baseband signal;
a second multiplexer for selectively passing the another digital baseband signal to the second transmit and receive channel,
6. An apparatus according to claim 1, wherein the digital baseband signals comprise a single 106 MHz G.fast digital baseband signal and the analog signal has a bandwidth corresponding to the first sub-band.
7. An apparatus according to claim 1, wherein the digital baseband signals comprise two 106 MHz G.fast digital baseband signals and the analog signal has a bandwidth corresponding to the first and second sub-bands.
8. An apparatus according to claim 1, wherein the digital baseband signals comprise a single 212 MHz G.fast digital baseband signal and the analog signal has a bandwidth corresponding to the first and second sub-bands.
9. An apparatus according to claim 2, wherein the analog signal has a bandwidth
corresponding to the first sub-band and the digital baseband signals comprise a single 106 MHz G.fast digital baseband signal.
10. An apparatus according to claim 2, wherein the analog signal has a bandwidth corresponding to the first and second sub-bands and the digital baseband signals comprise two 106 MHz G.fast digital baseband signals.
1 1 . A method for performing discrete multitone (DMT) communications, the method comprising:
partitioning a wide bandwidth into at least first and second non-overlapping sub- bands;
selectively receiving one or both of first and second digital baseband signals; and selectively converting one or both of the digital baseband signals into an analog signal having a bandwidth corresponding to one or both of the first and second sub-bands.
12. A method according to claim 1 1, wherein both the first and second digital baseband signals use tones in one of the first and second non-overlapping sub-bands.
13. A method according to claim 1 1, wherein selectively converting includes:
selecting to receive both of the first and second digital baseband signals;
creating a first portion of the analog signal using the first digital baseband signal; causing the first portion to use the first sub-band;
creating a second portion of the analog signal using the second digital baseband signal; and
causing the second portion to use the second sub-band.
14. A method according to claim 1 1, further comprising:
receiving an analog signal having the wide bandwidth;
converting the analog signal into third and fourth digital baseband signals.
15. A method according to claim 1 1 , further comprising:
selecting to receive only the first digital baseband signal; and
converting the first baseband signal into another single analog signal, the another single analog signal having a bandwidth of one of the first and second sub-bands.
16. A method according to claim 1 1, further comprising:
selecting to receive only the first digital baseband signal; and
converting the first baseband signal into another single analog signal, the another single analog signal having a bandwidth of both of the first and second sub-bands.
17. A method according to claim 1 1, further comprising:
receiving an analog signal having the bandwidth of one of the first and second sub- bands;
converting the analog signal into a third digital baseband signal.
18. A method according to claim 1 1, wherein the first and second digital baseband signals are produced by G.fast transceivers, each operating up to 106MHz.
PCT/US2015/036911 2014-06-20 2015-06-22 Dual band analog front end for high speed data transmissions in dmt systems WO2015196188A1 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
EP15809668.5A EP3158699A4 (en) 2014-06-20 2015-06-22 Dual band analog front end for high speed data transmissions in dmt systems
CN201580032582.4A CN106464614A (en) 2014-06-20 2015-06-22 Dual band analog front end for high speed data transmissions in dmt systems

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US201462015149P 2014-06-20 2014-06-20
US62/015,149 2014-06-20

Publications (1)

Publication Number Publication Date
WO2015196188A1 true WO2015196188A1 (en) 2015-12-23

Family

ID=54870646

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2015/036911 WO2015196188A1 (en) 2014-06-20 2015-06-22 Dual band analog front end for high speed data transmissions in dmt systems

Country Status (5)

Country Link
US (1) US20150372846A1 (en)
EP (1) EP3158699A4 (en)
CN (1) CN106464614A (en)
TW (1) TW201705715A (en)
WO (1) WO2015196188A1 (en)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10491253B2 (en) 2018-03-07 2019-11-26 At&T Intellectual Property I, L.P. Reducing interference in radio broadcast bands
CN108768571B (en) * 2018-07-17 2023-09-12 北京科络捷通讯产品有限责任公司 Method and device for frequency division multiplexing transmission of G.fast signal, VDSL2 signal and voice signal in copper wire
US11309876B2 (en) 2019-11-18 2022-04-19 Macom Technology Solutions Holdings, Inc. Digitally programmable analog duty-cycle correction circuit
JP7470800B2 (en) * 2020-01-13 2024-04-18 華為技術有限公司 AUDIO ENCODING AND DECODING METHOD AND AUDIO ENCODING AND DECODING DEVICE - Patent application

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6226322B1 (en) * 1998-03-30 2001-05-01 Texas Instruments Incorporated Analog receive equalizer for digital-subscriber-line communications system
US20030198299A1 (en) * 2002-04-19 2003-10-23 Texas Instruments Incorporated Multicarrier modulation with data dependent frequency-domain redundancy
US20080123755A1 (en) * 2006-09-18 2008-05-29 Axel Clausen Method and apparatus for data transmission
US20130107917A1 (en) * 2011-11-02 2013-05-02 Futurewei Technologies, Co. Symbol-Gated Discontinuous Mode for Efficient Power Management of Digital Subscriber Line Transceivers
US20140161000A1 (en) * 2012-12-10 2014-06-12 Futurewei Technologies, Inc. Timing offset correction in a tdd vectored system

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5568142A (en) * 1994-10-20 1996-10-22 Massachusetts Institute Of Technology Hybrid filter bank analog/digital converter
KR20010032342A (en) * 1998-09-21 2001-04-16 다니구찌 이찌로오, 기타오카 다카시 Multicarrier communication device and multicarrier communication method
DE102004062827B4 (en) * 2004-12-27 2011-06-09 Advanced Micro Devices, Inc., Sunnyvale Dual-band wireless communication frequency synthesizer technology
US8537912B2 (en) * 2011-02-24 2013-09-17 Futurewei Technologies, Inc. Extremely high speed broadband access over copper pairs
US8976678B2 (en) * 2012-11-30 2015-03-10 Electro-Motive Diesel, Inc. Multiple line communications for locomotive consist
EP3048741B1 (en) * 2013-10-25 2018-09-12 Huawei Technologies Co., Ltd. Copper wire interface circuit
US9362959B2 (en) * 2014-05-05 2016-06-07 Adtran Inc. Data processing in a digital subscriber line environment

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6226322B1 (en) * 1998-03-30 2001-05-01 Texas Instruments Incorporated Analog receive equalizer for digital-subscriber-line communications system
US20030198299A1 (en) * 2002-04-19 2003-10-23 Texas Instruments Incorporated Multicarrier modulation with data dependent frequency-domain redundancy
US20080123755A1 (en) * 2006-09-18 2008-05-29 Axel Clausen Method and apparatus for data transmission
US20130107917A1 (en) * 2011-11-02 2013-05-02 Futurewei Technologies, Co. Symbol-Gated Discontinuous Mode for Efficient Power Management of Digital Subscriber Line Transceivers
US20140161000A1 (en) * 2012-12-10 2014-06-12 Futurewei Technologies, Inc. Timing offset correction in a tdd vectored system

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See also references of EP3158699A4 *

Also Published As

Publication number Publication date
EP3158699A1 (en) 2017-04-26
TW201705715A (en) 2017-02-01
EP3158699A4 (en) 2018-01-24
US20150372846A1 (en) 2015-12-24
CN106464614A (en) 2017-02-22

Similar Documents

Publication Publication Date Title
US6442195B1 (en) Multiple low speed sigma-delta analog front ends for full implementation of high-speed data link protocol
EP0795984B1 (en) Flexible asymmetrical digital subscriber line (ADSL) receiver and method therefor
US20150372846A1 (en) Dual band analog front end for high speed data transmissions in dmt systems
US5781728A (en) Flexible asymmetrical digital subscriber line ADSL transmitter, remote terminal using same, and method therefor
US20060056525A1 (en) Computationally efficient protocols for VDSL system
EP2942934B1 (en) Data processing in a digital subscriber line environment
US10044382B2 (en) Dynamic bias control
US10998941B2 (en) Multi-band transmission system
WO1997020396A2 (en) Pots splitter assembly with improved transhybrid loss for digital subscriber loop transmission
CN105594135B (en) A kind of signal processing method and relevant device and device
US20200162230A1 (en) Cable modem and digital compensation for switchable analog filter to assist echo cancellation in full duplex cable modem
US6459684B1 (en) Multiplexed codec for an ADSL system
KR100468078B1 (en) Line terminating device for a subscriber line
US9313038B2 (en) Point-to-multi-point transmission over a wired loop plant
US7564868B2 (en) Configuration DSL transceiver
WO2015059003A1 (en) Transmit circuitry and method for transmitting a signal
US7006610B2 (en) Download booster for ADSL transmission
US20060038709A1 (en) Delta-sigma modulator with selectable noise transfer function
KR100295439B1 (en) Transmiting apparatus of multiband wireless communication system
US20150372783A1 (en) Methods and apparatuses for employing a sub-band approach towards doubling transmission bandwidth for dmt systems
US9432065B2 (en) Communication transceiver interface
US20040071165A1 (en) Multitone hybrid FDD/TDD duplex
US20090252069A1 (en) Point-to-multipoint network system
US20070153835A1 (en) Providing High Data Rates in DSL Systems Connected by Multiple Pairs of Wires
CN102970050B (en) Network signal receiving system and network signal method of reseptance

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 15809668

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

REEP Request for entry into the european phase

Ref document number: 2015809668

Country of ref document: EP

WWE Wipo information: entry into national phase

Ref document number: 2015809668

Country of ref document: EP