WO2015130672A1 - Silicon solar cells with epitaxial emitters - Google Patents

Silicon solar cells with epitaxial emitters Download PDF

Info

Publication number
WO2015130672A1
WO2015130672A1 PCT/US2015/017297 US2015017297W WO2015130672A1 WO 2015130672 A1 WO2015130672 A1 WO 2015130672A1 US 2015017297 W US2015017297 W US 2015017297W WO 2015130672 A1 WO2015130672 A1 WO 2015130672A1
Authority
WO
WIPO (PCT)
Prior art keywords
emitter
layer
type
solar cell
heavily doped
Prior art date
Application number
PCT/US2015/017297
Other languages
French (fr)
Inventor
James M. Gee
John Renshaw
Original Assignee
Applied Materials, Inc.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from PCT/US2014/042333 external-priority patent/WO2015130334A1/en
Application filed by Applied Materials, Inc. filed Critical Applied Materials, Inc.
Publication of WO2015130672A1 publication Critical patent/WO2015130672A1/en

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/02Details
    • H01L31/0216Coatings
    • H01L31/02161Coatings for devices characterised by at least one potential jump barrier or surface barrier
    • H01L31/02167Coatings for devices characterised by at least one potential jump barrier or surface barrier for solar cells
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/02Details
    • H01L31/0236Special surface textures
    • H01L31/02363Special surface textures of the semiconductor body itself, e.g. textured active layers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/04Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices
    • H01L31/06Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by potential barriers
    • H01L31/068Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by potential barriers the potential barriers being only of the PN homojunction type, e.g. bulk silicon PN homojunction solar cells or thin film polycrystalline silicon PN homojunction solar cells
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/18Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof
    • H01L31/1804Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof comprising only elements of Group IV of the Periodic Table
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02EREDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
    • Y02E10/00Energy generation through renewable energy sources
    • Y02E10/50Photovoltaic [PV] energy
    • Y02E10/547Monocrystalline silicon PV cells
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02PCLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
    • Y02P70/00Climate change mitigation technologies in the production process for final industrial or consumer products
    • Y02P70/50Manufacturing or production processes characterised by the final manufactured product

Definitions

  • Embodiments of the disclosure generally relate to solar cells and methods of formation.
  • Electric power can be generated by using solar cells to convert energy from the sun into a flow of electrons.
  • the photovoltaic effect refers to photons of light exciting electrons into a higher state of energy, allowing them to act as charge carriers for an electric current.
  • Solar cells produce direct current electricity from sun light which can be used to power equipment or to recharge a battery.
  • Present solar cells generally have inadequate efficiencies, e.g., inadequate amounts of solar energy are converted to electricity by the solar cells.
  • Embodiments of the disclosure generally relate to forming solar cells having epitaxial emitters.
  • the emitters of the solar cells, as well as the bases of the solar cells are epitaxially grown in a process chamber using a template substrate to form an epitaxial substrate.
  • dopants can be introduced into the process chamber to dope the emitters and the bases with desired dopant profiles and concentrations.
  • the epitaxial material is silicon and the dopants are n-type and p-type dopants.
  • a method of forming a solar cell comprises epitaxially growing a first emitter including a p-type or n-type dopant, epitaxially growing a base on the first emitter, and epitaxially growing a second emitter including a p-type or n-type dopant.
  • the second emitter is textured and a first passivation layer is applied to the first emitter.
  • a second passivation layer is applied to the second emitter, a first metal contact is applied over the first emitter, and a second metal contact is applied over the second emitter.
  • a solar cell comprises a monocrystalline silicon base, a first monocrystalline silicon emitter disposed on a first side of the monocrystalline silicon base, the first monocrystalline silicon emitter having a thickness within a range of about 5 microns to about 15 microns, and a second monocrystalline silicon emitter disposed on a second side of the monocrystalline silicon base.
  • the second monocrystalline silicon emitter has a thickness within a range of about 5 microns to about 15 microns.
  • the solar cell further comprises a first passivation layer disposed over the first monocrystalline silicon emitter, a first metal layer disposed over the first passivation layer, and a second metal layer disposed over the second passivation layer.
  • Figure 1 is a cross sectional perspective view of a chamber, according to one embodiment.
  • Figures 2A-2L illustrate a solar cell formation process, according to one embodiment.
  • Figures 3A-3B illustrate a flow diagram of a method of forming a solar cell, according to one embodiment.
  • FIGS 4A-4G illustrate a solar cell formation process, according to another embodiment.
  • Figure 5 illustrates a flow diagram of a method of forming a solar cell, according to another embodiment.
  • FIGS 6A-6F illustrate a solar cell formation process, according to another embodiment.
  • Figure 7 illustrates a flow diagram of a method of forming a solar cell, according to another embodiment.
  • FIGS 8A-8D illustrate a solar cell formation process, according to another embodiment.
  • Figure 9 illustrates a flow diagram of a method of forming a solar cell, according to another embodiment.
  • FIGS 10A-10G illustrate a solar cell formation process, according to another embodiment.
  • Figure 1 1 illustrates a flow diagram of a method of forming a solar cell, according to another embodiment.
  • Figure 12 illustrates a partial solar cell, according to another embodiment of the disclosure.
  • FIGS 13A-13G illustrate a solar cell formation process, according to another embodiment.
  • Figure 14 illustrates a flow diagram of a method of forming a solar cell, according to another embodiment.
  • Figure 15 illustrates a solar cell, according to another embodiment.
  • Figure 16 illustrates a solar cell, according to another embodiment.
  • Embodiments of the disclosure generally relate to forming solar cells having epitaxial emitters.
  • the emitters of the solar cells, as well as the base of the solar cells, are epitaxially grown in a process chamber using a template substrate to form an epitaxial substrate.
  • dopants can be introduced into the process chamber to dope the emitters and the base with desired dopant profiles and concentrations.
  • the epitaxial material is silicon and the dopants are n-type and p-type dopants.
  • Solar cells formed according to embodiments described herein have greater conversion efficiencies than solar cells with solid-state-diffused emitters due at least partially to formation of emitters during epitaxial growth. Because the emitters are formed during an epitaxial growth process, the emitters can have greater thicknesses while having lower dopant concentrations.
  • FIG. 1 is a cross sectional perspective view of a chamber 100 according to one embodiment.
  • the chamber 100 has a chamber wall 102, a lid 104 and a bottom 106.
  • the chamber wall 102 may be cylindrical and may be formed from clear quartz.
  • the chamber wall 102, lid 104 and bottom 106 may define a processing region 108, and a cassette 1 10 may be disposed within the processing region 108.
  • the cassette 1 10 may include a plurality of susceptors 1 12 in a stack-like configuration, and each susceptor 1 12 may support one or more substrates 1 14 on an upper surface thereof.
  • the susceptors 1 12 may be configured to hold the substrates 1 14 for either single sided deposition or dual sided deposition.
  • the cassette 1 10 may rotate continuously during the deposition process for improved deposition uniformity.
  • a top cover 120 Above the lid 104 is a top cover 120 and a loading region 122 may be defined by the top cover 120.
  • An opening 124 may be formed in the top cover 120 to facilitate ingress and egress of substrates 1 14 to and from the loading region 122.
  • the cassette 1 10 is vertically actuated into the loading region 122, and substrates 1 14 are loaded/unloaded through the opening 124.
  • a heating element such as a lamp 125 may be disposed adjacent to the chamber wall 102 for providing thermal energy to the processing region 108.
  • the heating element may be any suitable heating element.
  • the heating element includes a plurality of infrared ("IR") lamps surrounding the cassette 1 10.
  • the lamps 125 surround the chamber wall 102.
  • the arrangement of the lamps 125 may vary depending on the process.
  • the lamps 125 may be circular.
  • the lamps 125 may be stacked to provide axial multi-zone heating.
  • each lamp 125 is a linear lamp that is disposed perpendicular to a support surface of the susceptors 1 12.
  • the heating element may include one or more inductive heaters.
  • the inductive heater may be a ferrite core coiled around the cassette 1 10, such as around the chamber wall 102.
  • One or more wires may be wrapped around the ferrite core and each wire may be connected to a power source to form an electric circuit.
  • An optional reflector 127 surrounds the lamps 125 to more efficiently control heating of the processing region 108.
  • the reflector 127 includes a plurality of curved annular rings and each ring circumscribes the outer circumference of each lamp 125. Thus, heat generated from the lamp 125 is directed toward the processing region 108.
  • the reflector 127 may have cooling channels 128 disposed therein. Each cooling channel 128 may have an inlet 129 and an outlet 130 (one is shown) and the reflector 127 may be cooled with a coolant such as water flowing from the inlet 129 through the cooling channels 128 and out of the outlet 130.
  • a chamber liner (not shown) may be disposed between the cassette 1 10 and the chamber wall 102. The chamber liner may have the similar shape as the chamber wall 102, such as cylindrical and provides thermal uniformity and create an isothermal zone 131 within the processing region 108.
  • the chamber liner may be made of silicon carbide coated graphite.
  • a heating element 132 may be disposed above and/or below the cassette 1 10 to provide radial multi-zone heating.
  • the heating element 132 may be any suitable heating element.
  • the heating element 132 is a resistive heating element that is made of solid silicon carbide or silicon carbide coated graphite.
  • a thermal insulator 133 may be disposed between the heating element 132 and the lid 104/bottom 106.
  • a plurality of gas inlets 134 may be disposed through the lamps 125 on the chamber wall 102.
  • the gas inlets 134 are substantially perpendicular to the chamber wall 102.
  • the gas inlets 134 and the lamps 125 may be interleaved.
  • each gas inlet 134 is disposed between two adjacent lamps 125.
  • a plurality of purging gas lines (not shown) may be disposed between the chamber liner and the chamber wall 102. The purging gas lines may be substantially parallel to the chamber wall 102.
  • one or more process gases may be introduced into the chamber 100 to deposit a material, such as an epitaxial layer, on the substrates 1 14.
  • the substrates 1 14 may be heated to a desired temperature.
  • One or more substrates 1 14 may be processed simultaneously.
  • the edge of the cassette 1 10 may be coupled to a plurality of shafts 135 which are coupled to a rotor 136.
  • the rotor 136 may be coupled to a stator 137.
  • the rotor 136 and the stator 137 are both permanent magnets, and the rotor 136 is magnetically coupled to the stator 137.
  • the cassette 1 10 levitates and rotates continuously during operation.
  • the rotor 136 and the stator 137 are parts of a linear arc motor, and the linear arc motor rotates the cassette 1 10 continuously during operation.
  • Figures 2A-2L illustrate a solar cell formation process, according to one embodiment.
  • Figures 3A-3B illustrates a flow diagram 350 of a method of forming a solar cell, according to one embodiment. To facilitate explanation of embodiments of the disclosure, Figures 2A-2L and 3A-3B will be explained in conjunction.
  • the substrate 1 14 is exposed to an etchant solution, which may include hydrogen fluoride, isopropyl alcohol, and de- ionized water, to form a porous layer 240 on the substrate 1 14, as shown in Figure 2B.
  • etchant solution which may include hydrogen fluoride, isopropyl alcohol, and de- ionized water
  • Ethanol, acetic acid, or other chemical agents may be used to adjust surface tension rather than, or in addition to, isopropyl alcohol.
  • An electrical current is passed through the electrolytic solution and the substrate to anodically etch the surface.
  • the same electrolytic solution could be used for the rear contact rather than an electrode 212.
  • the porous layer 240 may be a "bi-porous" layer, e.g., may be a layer containing one or more degrees of porosity therein.
  • the porous layer 240 may have an upper portion with a lower porosity having a thickness of about 0.01 micrometers to about 2 micrometers, and a lower region with a higher porosity thereunder, having a thickness of about 0.1 micrometer to about 1 micrometers.
  • the lower layer can function as a release layer in some processes to facilitate release of an epitaxial 214A (shown in Figure 2G) epitaxially grown on the substrate 1 14.
  • the substrate 1 14 having the porous layer 240 thereon is thermally treated, for example, annealed or crystallized, to form a smooth silicon surface on the porous layer 240, as shown in Figure 2C.
  • the thermal treatment process may occur in a hydrogen environment and may be performed using various heating methods, including laser or lamp illumination.
  • the smoothness of the porous layer 240 facilitates the formation of a high quality epitaxial material thereon.
  • a first epitaxial emitter 241 is epitaxially formed, such as grown, on an upper surface of the substrate 1 14, for example in the chamber 100.
  • the first epitaxial emitter 241 may be formed in a vapor phase epitaxy process through the reaction of a silicon-containing precursor and a reducing agent, such as trichlorosilane and hydrogen, in the presence of a dopant, such as an n-type dopant or p-type dopant.
  • a silicon-containing precursors such as dichlorosilane, silicon tetrachloride, silane, or disilane may be utilized.
  • Suitable n-type dopant gases include phosphine (PH 3 ), phosphoryl trichloride (POCI 3 ) or other phosphorus, arsenic, or antimony containing compounds.
  • Suitable p-type dopants include borane or diborane, or other boron, aluminum, or gallium containing compounds.
  • the first epitaxial emitter 241 may have a dopant concentration within a range of about 1 x10 17 to about 1 x10 18 atoms/cm 3 , and a thickness within a range of about 1 micrometers to about 15 micrometers, such as about 5 micrometers to about 10 micrometers.
  • the epitaxial formation process may occur at a temperature of about 1200 degrees Celsius or less, and a pressure of about 1 atmosphere or less.
  • a base 242 is epitaxially formed on the on the first epitaxial emitter 241 , as shown in Figure 2E.
  • the base 242 is generally formed using the same silicon-containing precursor and reducing agent as the first epitaxial emitter 241 , for example, trichlorosilane and hydrogen.
  • the base 242 may have a thickness within a range of about 1 to about 200 microns.
  • the formation of the first epitaxial emitter 241 and the base 242 is a continuous process.
  • the flow of the dopant gas may be halted, reduced in concentration, or changed to a different dopant with reduced concentration while maintaining the flow of the silicon-containing precursor and reducing agent, after formation of the first epitaxial emitter 241 .
  • the dopant concentration in the base may also be graded (e.g., changed in continuous manner with thickness) to provide an internal electrical field to aid collection of photogenerated carriers. While Figure 2E illustrates the first epitaxial emitter 241 and the base 242 as two different layers, it is to be understood that the first epitaxial emitter 241 and the base 242 may be one continuous epitaxial material, while each of the first epitaxial emitter 241 and the base 242 has a different dopant concentration and/or profile.
  • a second epitaxial emitter 243 is formed on the base 242, as shown in Figure 2F.
  • the second epitaxial emitter 243 is formed similar to the first epitaxial emitter 241 ; however, the second epitaxial emitter 243 includes a dopant of the opposite conductivity type.
  • the first epitaxial emitter 241 is doped with a p-type dopant
  • the second epitaxial emitter 243 may be doped with an n-type dopant, or vice versa.
  • the second epitaxial emitter 243 may be formed in a continuous manner from the base 242 using the same silicon-containing precursor and reducing agent as the base 242.
  • the second epitaxial emitter 243 may have a dopant concentration within a range of about 5x10 16 to about 1 x10 18 atoms/cm 3 , and a thickness within a range of about 1 micrometer to about 15 micrometers.
  • the dopant concentration of either emitter 241 and 243 may be changed in a continuous manner to form an internal electrical field to aid collection of photogenerated carriers.
  • the first epitaxial emitter 241 , the base 242, and the second epitaxial emitter 243 are removed from the underlying template substrate 1 14, as illustrated in Figure 2G.
  • the epitaxial 214A may be mechanically, energetically, or chemically cleaved from the substrate 214. If any of the porous layer 240 remains on the epitaxial 214A, the porous layer 240 present on the epitaxial 214A may be removed by etching, lapping, or the like.
  • a first surface 244 of the epitaxial substrate (e.g., the light receiving surface of the final device) is textured, for example, by exposure to an etchant such as potassium hydroxide, to reduce the light- reflecting qualities of the final device.
  • an etchant such as potassium hydroxide
  • Figure 2H illustrates the second epitaxial emitter 243 as being the light receiving surface, it is contemplated that the first epitaxial emitter 241 may be on the light receiving surface.
  • the texturing operation may also be used to remove any residual porous material adhering to the epitaxial 214A. Thus, a separate removal operation would be unnecessary.
  • a selective emitter process is performed on the first surface 244 of the epitaxial 214A, as illustrated in Figure 2I.
  • the selective emitter process may be performed using masked ion implantation or a dopant paste.
  • the dopant paste may be printed on the surface and exposed to a laser or other heat source to drive the dopant into the second epitaxial emitter 243.
  • the dopants introduced by ion implantation may be activated by a high-temperature anneal that may be performed in oxygen ambient. The oxidation of the surface may be useful for passivation of defects on the surface.
  • the selective emitter process creates regions of higher dopant concentration than the second epitaxial emitter 243, for example n++ or p++ contact regions 245, on the first surface 244 to facilitate ohmic contact with a metal contact or electrode subsequently disposed on the first surface 244.
  • the contact regions 245 are formed in a pattern corresponding to the metal contact.
  • the n++ or p++ concentration may be about 5x10 19 atoms/cm 3 or greater, such as about 1 x10 20 atoms/cm 3 or greater.
  • a passivation layer 246, for example, silicon dioxide, silicon nitride, or aluminum oxide, is deposited on the first surface 244, as shown in Figure 2J.
  • the passivation layer 246 reduces recombination at the light receiving surface.
  • the passivation layer may be deposited by chemical vapor deposition, atomic layer deposition, plasma-enhanced chemical vapor deposition, and the like, using appropriate precursor gas and reducing or oxidizing agent.
  • a passivation layer 248 is deposited on a second surface (e.g., back surface or non-light-receiving surface) 249, as shown in Figure 2K.
  • the passivation layer 248 is similar to the passivation layer 246, and may be formed in a similar manner. In one embodiment, the passivation layers 246 and 248 may be formed simultaneously, or in immediate succession within the same tool.
  • a metal contact 247 is formed on the first surface 244 of the epitaxial 214A, as shown in Figure 2K.
  • the metal contact 247 may be applied by screen printing one or more conductive pastes on the first surface 244, and then thermally treated to remove solvents (e.g., "dry").
  • the conductive paste may include one or more metals such as silver or aluminum in a polymer matrix.
  • one or more openings 270 may be formed, such as by laser scribing, in the second surface 249 of the epitaxial 214A through the passivation layer 248.
  • the openings 270 preferably only scribe the passivation layer 248 and expose the surface of the epitaxial emitter 241 . It is contemplated that formation of the openings 270 may occur prior to operation 362, but subsequent to operation 361 .
  • a metal layer 271 is formed over the second surface 249 of the epitaxial 214A.
  • the metal layer 271 is deposited on the passivation layer 248 and in the openings 270.
  • the metal layer 271 may include one or more conductive materials, such as silver or aluminum, and may be formed using screen printed conductive pastes, chemical vapor deposition, atomic layer deposition, physical vapor deposition, or the like.
  • the metal layer 271 includes aluminum, and after depositing the metal layer 271 , the metal layer 271 and the metal contact 247 are thermally treated or fired to a temperature above the eutectic point of silicon and aluminum, thus resulting in a silicon-aluminum alloy.
  • the silicon-aluminum alloy forms a heavily doped p++ region, thereby facilitating ohmic contact between the aluminum and the silicon.
  • the metal contact 247 may be simultaneously sintered through the front passivation layer 246 to make ohmic contact to the second epitaxial emitter 243.
  • the resulting structure shown in Figure 2L illustrates a solar cell 272 formed according to one embodiment described herein.
  • FIGS 2A-2L and Figures 3A-3B illustrate one embodiment of forming a solar cell 272; however, additional embodiments are also contemplated. For example, it is contemplated that operations 363 and 364 may be performed before operation 362.
  • Figures 4A-4G illustrate a solar cell formation process, according to another embodiment.
  • Figure 5 illustrates a flow diagram of a method of forming a solar cell, according to another embodiment. To facilitate explanation, Figures 4A-4G and 5 will be explained in conjunction.
  • Figures 4A-4G and 5 illustrate an alternative embodiment for forming a solar cell, and may replace Figures 2G-2I, and operations 357-364.
  • a highly-doped emitter surface 490 is epitaxially formed on the second epitaxial emitter 243, as shown in Figure 4A.
  • the highly-doped emitter surface 490 is of the same dopant type (e.g., p-type or n-type) as the second epitaxial emitter 243, but has a greater dopant concentration.
  • the highly- doped emitter surface 490 may be an n++ or p++ layer having a thickness of about 2 micrometers or less, such as about 0.1 to about 1 micrometer.
  • the highly-doped emitter surface 490 facilitates ohmic contact with a metal contact or grid subsequently deposited thereon.
  • a highly-doped emitter surface may be formed on the second epitaxial emitter 243 using gaseous diffusion, ion implantation, or a dopant paste.
  • an epitaxial substrate 414a is removed from the template substrate 1 14, as similarly described in operation 357.
  • the epitaxial substrate 414a illustrated in Figure 4B is similar to the epitaxial substrate 1 14a; however, the epitaxial substrate 414a includes the highly-doped emitter surface 490.
  • a mask 491 is disposed over the first surface 444 on the highly-doped emitter surface 490, as illustrated in Figure 4C.
  • the mask 491 may be a wet etch or dry etch mask, may be applied by screen printing or ink-jet printing, and may include polymers.
  • the first surface 444 of the epitaxial substrate 414a is exposed to an etchant, such as a wet etchant or dry etchant, to texture the first surface 444, as shown in Figure 4D.
  • Exposure to the etchant results in removal of exposed portions of the highly-doped emitter surface 490, resulting in texturing of the second epitaxial emitter 243.
  • the remaining portions of the highly-doped emitter surface 490 define contact regions upon which a metal contact is subsequently disposed.
  • the mask 491 is removed, as shown in Figure 4E. Alternatively, it is contemplated that the mask may be partially or completely removed during the etching process of operation 584.
  • passivation layers 446 and 448 are deposited on the first surface 444 and a second surface 449, as shown in Figure 4F.
  • the passivation layer 446 and 448 are similar to passivation layers 246 and 248, and may be formed in a similar manner.
  • a metal contact 447 is deposited on the first surface 444 in contact with the remaining portions of the highly-doped emitter surface 490.
  • vias 470 are formed in the second surface 449 of the epitaxial substrate 414a, as shown in Figure 4G and as similarly described with respect to operation 363.
  • a metal layer 471 is deposited over the second surface 449 of the epitaxial substrate 414a in contact with the passivation layer 448 and within the vias 470, as shown in Figure 4G. Deposition of the metal layer 471 is similar to the deposition of the metal layer 271 described with respect to operation 364, and results in a solar cell 472.
  • Solar cells formed using embodiments described herein have higher efficiencies than solar cells having emitters formed using dopant pastes, implanted, diffused emitters (e.g., solid-state diffusion).
  • Emitters which are formed during an epitaxial growth process such as emitters described herein, can be formed having a greater depth or thickness of dopant material, with a lower dopant concentration, which is generally not attainable using dopant pastes or gaseously-diffused emitters.
  • emitters formed using solid state diffusion may have thickness or depth less than 1 micron, such as about 3000 angstroms, and relatively high surface dopant concentrations, such as 1 x10 20 to about 3x10 20 atoms/cm 3 .
  • emitters formed during epitaxial growth processes according to embodiments herein have relatively smaller dopant concentrations, and thus, avoid many of the negative qualities of more highly-doped silicon, such as carrier recombination, bandgap narrowing, and crystallographic defects.
  • Table 1 illustrates a comparison between solar cells formed with epitaxial emitters and solid-state-diffused emitters.
  • the epitaxial emitter solar cell includes n+ and p+ emitters having thickness of about 5 microns and dopant concentrations of about 1 x10 17 atoms/cm 3 .
  • the solid-state-diffused emitter solar cell includes n+ and p+ emitters having a thickness of about 3000 angstroms, and dopant concentrations of about 3x10 20 atoms/cm 3 .
  • solar cells formed according to embodiments described herein have more desirable short circuit current density, open circuit voltage, and efficiency. Additionally, solar cells of the present embodiments may have a desirable reduction in saturation current density.
  • Solid-state-diffused emitter solar cells may have a saturation current density of about 100 fA cm 2 or more, while solar cells formed according to embodiments described herein have a saturation current density of about 1 to about 10 fA/cm 2 .
  • Example 1 A solar cell is formed by first growing an epitaxial n+ emitter on a template substrate.
  • the epitaxial n+ emitter is formed by reaction of trichlorosilane and hydrogen in the presence of POCI 3 at a temperature less than about 1200 degrees Celsius and a pressure of about 1 atmosphere.
  • the n+ emitter was formed to a thickness of about 5 microns and had a dopant concentration of about 3x10 17 atoms/cm 3 .
  • the flow rate of the trichlorosilane and hydrogen were maintained while the flow rate of the n+ dopant was halted to epitaxially form an epitaxial base.
  • the base was formed to a thickness of about 100 microns.
  • the flow of the p-type dopant was halted and flow of the n-type dopant, such as diborane, was commenced to form an epitaxial n-type emitter having a thickness of about 5 microns and a concentration of about 3x10 17 atoms/cm 3 .
  • the flow of the n-type dopant was then further increased to form a heavily doped (n++) surface on the n-type emitter, for example, having a concentration of about 1 x10 20 atoms/cm 3 or more .
  • the epitaxial layers where then removed together from the template substrate.
  • n-type emitter was then patterned and etched, a passivation layer was applied, and a silver contact layer was disposed thereon in contact with the n++ emitter surface.
  • a passivation layer was applied to the p+ emitter, vias were scribed, and an aluminum layer was applied over the p+ emitter on the back surface passivation layer and within the vias.
  • the solar cell was fired to form a silicon-aluminum eutectic layer. It is to be noted that other examples and embodiments are also contemplated.
  • Figures 6A-6F illustrate a solar cell formation process, according to another embodiment.
  • Figure 7 illustrates a flow diagram of a method of forming a solar cell, according to another embodiment. To facilitate explanation, Figures 6A-6D and 7 will be explained in conjunction. Figures 6A-6D and 7 illustrate an alternative embodiment for forming a solar cell, and may replace Figures 2H-2K, and operations 358-362.
  • a polysilicon layer 692 is deposited on the upper or light receiving surface of the epitaxial 214A, resulting in an epitaxial substrate 614A.
  • the polysilicon layer 692 may be deposited in the same process chamber as is used for the formation of first epitaxial emitter 241 , the base 242, and the second epitaxial emitter 243. It is contemplated that the process chamber may be adapted to perform both epitaxial and polysilicon formation through the adjustment of one or more process parameters, such deposition temperature, process gas flow rate, and process gas composition.
  • silane may be utilized to form the polysilicon layer 692.
  • the polysilicon layer 692 may be deposited to a thickness of about 0.1 microns or greater, such as about 0.3 microns or greater.
  • the inclusion of the polysilicon layer 692 facilitates the formation of a passivated contact, thus reducing recombination loss at an interface of a metal contact subsequently deposited in electrical contact with the epitaxial substrate 614A.
  • the inclusion of the polysilicon layer 692 allows for band gap tailoring to selectively allow only a single carrier type to pass therethrough.
  • the polysilicon layer 692 may be a heavily doped polysilicon layer, such as an n++ or p++ polysilicon layer.
  • a dopant gas such as a p-type or n-type dopant gas
  • the silicon source gas such as silane or trichlorosilane
  • a thin oxide between the polysilicon and monocrystalline silicon surface may facilitate improvement of electrical performance.
  • This interfacial oxide layer could be generated in the same tool after the epi emitter deposition and before the polysilicon deposition.
  • the interfacial oxide growth (chemical or thermal oxidation) and polysilicon deposition could be performed after the epitaxial silicon deposition in a separate tool(s).
  • an etch resist mask 691 is applied to a surface of the polysilicon layer 692 to facilitate selective removal of portions of the polysilicon layer 692, as shown in Figure 6B.
  • the etch resist mask 691 may be a wet etch or dry etch mask, may be applied by screen printing or ink-jet printing, and may include polymers.
  • a texturing operation is performed. The texturing operation 768 is similar to operation 358, however, masked portions of the polysilicon layer 692 and the second epitaxial emitter 243 are not textured.
  • the texturing agent and the degree of exposure may be selected to remove undesired portions of the polysilicon layer 692 and to adequately texture the surface of the second epitaxial emitter 243, as shown in Figure 6C.
  • the etch resist mask 691 may be removed during operation 358 via etching of the mask, or alternatively, the mask 691 may be removed in a separate removal process.
  • the etch resist mask 691 is removed (if not previously removed), as shown in Figure 6D.
  • a passivation layer 646 is applied over the second epitaxial emitter 243 and the polysilicon layer 692, as shown in Figure 6E.
  • a metal contact 247 is deposited on a surface of the passivation layer 646 over the remaining portion of the polysilicon layer 692, as shown in Figure 6F. While only a single metal contact 247 is shown, it is to be understood that multiple metal contacts 247 may be formed, and may include, for example, gridlines and/or fingers.
  • Figures 8A-8D illustrate a solar cell formation process, according to another embodiment.
  • Figure 9 illustrates a flow diagram of a method of forming a solar cell, according to another embodiment. To facilitate explanation, Figures 8A-8D and 9 will be explained in conjunction. Figures 8A-8D and 9 illustrate an alternative embodiment for forming a solar cell, and may replace Figures 2I-2K, and operations 358-362.
  • an intrinsic-amorphous silicon layer 993 is deposited on an upper or light-receiving surface of an epitaxial 214A, thus resulting in epitaxial substrate 914A, as shown in Figure 8A.
  • the intrinsic-amorphous silicon layer 993 may be formed suing plasma-enhanced chemical vapor deposition (PECVD), and may occur in a separate chamber than formation of the first epitaxial emitter 241 , the base 242, and the second epitaxial emitter 243.
  • PECVD plasma-enhanced chemical vapor deposition
  • a silicon-containing source gas such as silane, may facilitate the formation of the intrinsic-amorphous silicon layer 993.
  • a doped amorphous silicon layer 994 is deposited on the intrinsic-amorphous silicon layer 993, as shown in Figure 8B.
  • the doped amorphous silicon layer 994 may be deposited using a silicon-containing source gas, such as silane, and a dopant-containing source gas, via PECVD.
  • the doped amorphous silicon layer 994 may be p-type or n-type doped, such as a p+ or n+ layer having a dopant concentration within a range of about 1 x10 18 atoms/cm 3 to about 1 x10 20 atoms/cm 3 , such as about 1 x10 19 atoms/cm 3 .
  • a conductive oxide layer 995 is deposited on the doped amorphous silicon layer 994, as shown in Figure 8C.
  • the conductive oxide layer 995 may be formed in the same PECVD chamber as the intrinsic- amorphous silicon layer 993 and the doped amorphous silicon layer 994.
  • the conductive oxide layer 995 may be, for example, aluminum zinc oxide (AlZnO), indium tin oxide (ITO), fluorine-doped tin oxide (FTO), and doped zinc oxide.
  • Each of the intrinsic-amorphous silicon layer 993, the doped amorphous silicon layer 994, and the conductive oxide layer 995 may have a thickness of about 3 to about 50 nanometers, such as about 5 to 15 nanometers, such as about 10 nanometers.
  • metal contacts 247 are deposited on the conductive oxide layer 995, as shown in Figure 8D.
  • the metal contacts 247 may be optionally cured in operation 979, or may be cured in a later operation.
  • the back surface or non-light receiving surface 949 may be subjected to deposition of intrinsic and doped amorphous-silicon layers, transparent conducting oxide, and metal deposition.
  • the doped amorphous-silicon layer would use the conductivity type as the epitaxial emitter on the back surface.
  • the amorphous-silicon layers on front and rear could be deposited in the same tool.
  • the transparent conducting oxide layers could be deposited in the same tool.
  • Metal layers and contacts may be cured after deposition thereof.
  • the inclusion of the intrinsic-amorphous silicon layer 993, the doped amorphous silicon layer 994, and the conductive oxide layer 995 facilitates the formation of a passivated contact to reduce recombination at a location between the metal contact and the epitaxial substrate 814A.
  • the intrinsic-amorphous silicon layer 993, the doped amorphous silicon layer 994, and the conductive oxide layer 995 collectively function similar to the polysilicon layer 692 of Figure 6.
  • the lateral conductivity charge carriers attributable to the second epitaxial emitter 243 allows for formation of the intrinsic-amorphous silicon layer 993, the doped amorphous silicon layer 994, and the conductive oxide layer 995 having relatively reduced thicknesses, such less than 50 nanometers, for example, about 10 nanometers. It is contemplated that substrates lacking an epitaxially-formed emitter adjacent the intrinsic-amorphous silicon layer 993, the doped amorphous silicon layer 994, and the conductive oxide layer 995 would otherwise require greater thicknesses and/or doping of the intrinsic- amorphous silicon layer 993, the doped amorphous silicon layer 994, and the conductive oxide layer 995, which would then be responsible for a greater portion of carrier mobility.
  • the reduced thicknesses and/or reduced doping of the intrinsic-amorphous silicon layer 993, the doped amorphous silicon layer 994, and the conductive oxide layer 995 allows a greater amount of sunlight to penetrate the intrinsic-amorphous silicon layer 993, the doped amorphous silicon layer 994, and the conductive oxide layer 995, thereby increasing the amount of energy generated by the finished device.
  • the presence of the intrinsic-amorphous silicon layer 993 on the final device may facilitate increased passivation of the light-receiving surface.
  • Figures 10A-10G illustrate a solar cell formation process, according to another embodiment.
  • Figure 1 1 illustrates a flow diagram of a method of forming a solar cell, according to another embodiment. To facilitate explanation, Figures 10A-10G and 1 1 will be explained in conjunction.
  • Figures 10A-10G and 1 1 illustrate an alternative embodiment for forming a solar cell, and may replace Figures 2H-2K, and operations 358-362.
  • the embodiment of Figure 1 1 is similar to the embodiment of Figure 9, however, the intrinsic-amorphous silicon layer 993, the doped amorphous silicon layer 994, and the conductive oxide layer 995 are etched to remove portions thereof from between metal contacts.
  • Flow diagram 1 101 begins at operation 1 102, in which the intrinsic- amorphous silicon layer 993 is deposited on an epitaxial 214A, as shown in Figure 10A and as similarly described with respect to operation 976 of Figure 9.
  • the doped amorphous silicon layer 994 is deposited on intrinsic-amorphous silicon layer 993, as shown in Figure 10B and as similarly described in operation 977 of Figure 9.
  • the conductive oxide layer 995 is deposited on the doped amorphous silicon layer 994, as shown in Figure 10C and as similarly described in operation 978 of Figure 9.
  • intrinsic-amorphous silicon layer 993, doped amorphous silicon layer 994, and the conductive oxide layer 995 are patterned using a laser (not shown) to selectively remove portions of the amorphous silicon layers 993 and 994 and the conductive oxide layer 995, as shown in Figure 10D.
  • the laser may be configured to remove selective portions of the doped amorphous silicon layer 994 and the conductive oxide layer 995 while not removing the intrinsic-amorphous silicon layer 993.
  • an etchant and one or more masks, rather than a laser may be utilized to remove selective portions of the doped amorphous silicon layer 994 and the conductive oxide layer 995.
  • a texturing operation is performed to texture the epitaxial emitter layer 243, as shown in Figure 10E.
  • the texturing operation 1 106 is similar to the texturing operation 768.
  • a mask may be disposed over the remaining portions of the doped amorphous silicon layer 994 and the conductive oxide layer 995 to prevent or reduce texturing of the doped amorphous silicon layer 994 and the conductive oxide layer 995.
  • metal contacts 247 are deposited on the conductive oxide layer 995, as shown in Figure 10F.
  • the metal contacts 247 may be optionally cured in operation 1 107, or may be cured in a later operation.
  • a passivation layer 246 is selectively deposited over the textured intrinsic-amorphous silicon layer 993, as shown in Figure 10G.
  • the back surface or non-light receiving surface 949 may be subjected to operations 363 and 364 shown in Figures 3A-3B. Additionally, it is contemplated that the epitaxial substrate 814A may include a passivation layer, similar to passivation layer 248 shown in Figure 2K, on a second or back surface thereof (e.g., as formed in operation 361 ), which may occur prior to operation 363. Metal layers and contacts may be cured after deposition thereof.
  • Figure 12 illustrates an epitaxial substrate, according to another embodiment of the disclosure.
  • the epitaxial substrate 1214A of Figure 12 is similar to the epitaxial substrate illustrated in Figure 10G; however, the intrinsic-amorphous silicon layer 993 of the epitaxial substrate 1214A is patterned concurrently with the doped amorphous silicon layer 994 and the conductive oxide layer 995 in operation 1 105.
  • the passivation layer 246 is deposited on the second epitaxial emitter 243. Patterning of the intrinsic- amorphous silicon layer 993 may allow a greater amount of solar radiation to reach the first epitaxial emitter 241 , the base 242, and/or the second epitaxial emitter 243, thus increasing the amount of power generated by the finished device.
  • Figures 13A-13G illustrate a solar cell formation process, according to another embodiment.
  • Figure 14 illustrates a flow diagram of a method of forming a solar cell, according to another embodiment. To facilitate explanation, Figures 13A-13G and 14 will be explained in conjunction.
  • Figures 13A-13G and 14 illustrate an alternative embodiment for forming a solar cell, and may replace Figures 2H-2K, and operations 358-362.
  • Flow diagram 1420 begins at operation 1421 in which an oxide layer 1396, such as a silicon oxide layer, is deposited an epitaxial 214A, as shown in Figure 13A.
  • oxide layer 1396 may be a tunnel oxide having a thickness less than about 10 nanometers, such as less than about 3 nanometers.
  • the oxide layer 1396 may be deposited on an upper surface of the epitaxial emitter 243 by atomic layer deposition, or other suitable formation methods, such as thermal oxidation at temperatures below about 500 degrees Celsius.
  • a doped polysilicon layer 692 is deposited on the oxide layer 1396, as shown in Figure 13B.
  • the doped polysilicon layer 692 is similar to the doped polysilicon layer 692 described with respect to Figure 6, and may be formed in a similar manner.
  • a mask such as an etch resist mask 691 , is deposited on the doped polysilicon layer 692, as shown in Figure 13C.
  • the doped polysilicon layer 692 facilitates selective patterning of the oxide layer 1396 and the doped polysilicon layer 692.
  • the oxide layer 1396 and the doped polysilicon layer 692 are patterned, as shown in Figure 13D.
  • the oxide layer 1396 and the doped polysilicon layer 692 may be patterned, for example, by exposure to an etchant solution, dry etching, or by laser, in order to remove regions of the oxide layer 1396 and the doped polysilicon layer 692.
  • a texturing etching is performed to texture the second epitaxial emitter 243 and to optionally remove the mask 691 , as shown in Figure 13E. It is contemplated that the mask 691 may be removed in a separate operation, rather than concurrently with the texturing of the second epitaxial emitter 243.
  • a passivation layer 246 is deposited on the second epitaxial emitter 243, as shown in Figure 13F.
  • metal contacts 247 are formed on the polysilicon layer 692 to facilitate an electrical connection with the finished device.
  • the back surface or non-light receiving surface 1449 may be subjected to operations 363 and 364 shown in Figures 3A-3B.
  • a passivation layer such as the passivation layer 248 shown in Figure 2K, may be applied to the non-light receiving surface 1449 prior to operation 363. Metal layers and contacts may be cured after deposition.
  • the utilization of polysilicon to form passivated contacts, rather than amorphous silicon, may facilitate reduced processing costs.
  • polysilicon may be subjected to temperatures of 800 degrees Celsius, 900 degrees Celsius, or more, during a metal contact curing process without converting the polysilicon to crystalline silicon.
  • cheaper metal pastes may be utilized to form the metal contacts, rather than more expensive low-temperature alternatives.
  • FIG. 15 illustrates a solar cell 1572 according to another embodiment.
  • the solar cell 1572 is similar to the solar cell 272 illustrated in Figure 2L; however, the solar cell is a passivated emitter rear contact (perc) solar cell.
  • epitaxial growth of the solar cell 272 may begin with the base 242, thereby excluding the first epitaxial emitter 241 , which reduces manufacturing costs.
  • Formation of the solar cell 1572 may proceed with growth of the second epitaxial emitter 243.
  • the solar cell 1572 lacks an epitaxial emitter on the non- light-receiving surface 1549 of the solar cell 1572, unlike solar cell 272, an electrical connection is made to a back surface field 1590 for current removal through the use of a doped metal layer 1571 .
  • the doped metal layer 1571 is deposited on the passivation layer 248 and within the openings 270.
  • the solar cell 1572 having the doped metal layer 1571 thereon, is subjected to an anneal operation which results in alloying between the metal within the doped metal layer 1571 and the base 242 at the location of the back surface field 1590, e.g., the interface between the doped metal layer 1571 and the base 242.
  • the ally may be a silicon-aluminum eutectic alloy.
  • the dopant of the doped metal layer 1571 may be of the opposite conductivity type of the dopant of the second epitaxial emitter 243.
  • the second epitaxial emitter 243 includes an n-type dopant
  • the doped metal layer 1571 may include a p-type dopant.
  • the annealing operation may be performed after operation 364 illustrated in Figure 3B.
  • the solar cell 1572 may be formed using operations similarly described in flow diagram 350. However, when forming the solar cell 1572 using flow diagram 350, operation 353 may be excluded. Additionally, as noted above, and annealing or firing operation may be performed after 364 to facilitate formation of a eutectic material at the interface of the doped metal layer 1571 and the base 242 within the openings 270.
  • one or more epitaxial emitters may be grown directly from a epitaxial substrate, such as the base 242, without the use of a template substrate 1 14.
  • the substrates 1 14 are excluded.
  • the epitaxial emitters 241 and/or 243 are grown directly upon the base 242.
  • a base 242 may be disposed on a support to facilitate growth of the epitaxial emitter 241 on a first side of the base 242, and then the base 242 may be flipped to grow the second epitaxial emitter 243 on a second side of the base 242.
  • Such an embodiment allows for the growth or preparation of the bases 242 at another time or location, thereby providing process flexibility, while reducing material costs by eliminating the use of the substrate 1 14.
  • FIG. 16 illustrates a solar cell 1672, according to another embodiment.
  • the solar cell 1672 is similar to solar cell 272, however, the solar cell 1672 includes an interdigitated back contact structure 1671 .
  • the interdigitated back contact structure 1671 includes contacts 1671 a in electrical connection with doped regions 241 a of the first epitaxial emitter 241 .
  • the doped regions 241 a are doped with a first conductivity type dopant.
  • the interdigitated back contact structure 1671 also includes contacts 1671 b interdigitated with the contacts 1671 a.
  • the contacts 1671 b are in electrical connection with doped regions 241 b of the first epitaxial emitter 241 .
  • the doped regions 241 b are doped with a second conductivity type opposite of the first conductivity type to facilitate current removal from the solar cell 1672.
  • the contacts 1671 a and 1671 b are electrically separated from one another. Because the contacts 1671 a and 1671 b are adjacent the second surface 249 of the solar cell 1672, it is not necessary to form an emitter on the front surface of the solar cell 1672, e.g., on the opposite surface of the base 242.
  • the solar cell 1672 may include a second emitter, such as the second epitaxial emitter 243 shown in Figure 2L, when utilizing an interdigitated back contact solar cell that takes advantage of emitter-wrap-through or emitter-wrap-around technology.
  • the solar cell 1672 may be formed using a flow diagram similar to that illustrated in Figures 3A and 3B. However, when forming solar cell 1672, operation 256 may be excluded. Additionally, during operation 359, the selective emitter implant would be performed on the second surface 249 of the solar cell 1672. The selective emitter implant would be used to implant dopants of opposite conductivity types in the doped regions 241 a, 241 b, respectively. While not shown, it is contemplated that the doped regions 241 a, 241 b may be separated by undoped regions.
  • operation 362 may also be omitted, as both contacts 1671 a and 1671 b are located on the non- light-receiving surface of the solar cell 1672.
  • operation 364 instead of depositing a blanket metal layer on the second surface 249 over the passivation layer, one or more metal pastes would be screen printed in a desired interdigitated contact pattern. The metal pasts could be deposited over the passivation layer 248 and within the openings 270 in electrical contact with a respective doped region 241 a, 241 b.
  • Benefits of solar cells described herein generally include increased efficiency compared to previously-known solar cells.

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Electromagnetism (AREA)
  • General Physics & Mathematics (AREA)
  • Physics & Mathematics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Life Sciences & Earth Sciences (AREA)
  • Sustainable Development (AREA)
  • Manufacturing & Machinery (AREA)
  • Sustainable Energy (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Photovoltaic Devices (AREA)

Abstract

Embodiments of the disclosure generally relate to forming solar cells having epitaxial emitters. The emitters of the solar cells, as well as the bases of the solar cells, are epitaxially grown in a process chamber using a template substrate to form an epitaxial substrate. During the formation process of the epitaxial substrate, dopants can be introduced into the process chamber to dope the emitters and the bases with desired dopant profiles and concentrations. In one example, the epitaxial material is silicon and the dopants are n-type and p-type dopants.

Description

SILICON SOLAR CELLS WITH EPITAXIAL EMITTERS BACKGROUND OF THE DISCLOSURE
Field of the Disclosure
[0001] Embodiments of the disclosure generally relate to solar cells and methods of formation.
Description of the Related Art
[0002] Electric power can be generated by using solar cells to convert energy from the sun into a flow of electrons. The photovoltaic effect refers to photons of light exciting electrons into a higher state of energy, allowing them to act as charge carriers for an electric current. Solar cells produce direct current electricity from sun light which can be used to power equipment or to recharge a battery. Present solar cells, however, generally have inadequate efficiencies, e.g., inadequate amounts of solar energy are converted to electricity by the solar cells.
[0003] Therefore, there is a need for solar cells having greater efficiencies and methods of forming same.
SUMMARY OF THE DISCLOSURE
[0004] Embodiments of the disclosure generally relate to forming solar cells having epitaxial emitters. The emitters of the solar cells, as well as the bases of the solar cells, are epitaxially grown in a process chamber using a template substrate to form an epitaxial substrate. During the formation process of the epitaxial substrate, dopants can be introduced into the process chamber to dope the emitters and the bases with desired dopant profiles and concentrations. In one example, the epitaxial material is silicon and the dopants are n-type and p-type dopants.
[0005] In one embodiment, a method of forming a solar cell comprises epitaxially growing a first emitter including a p-type or n-type dopant, epitaxially growing a base on the first emitter, and epitaxially growing a second emitter including a p-type or n-type dopant. The second emitter is textured and a first passivation layer is applied to the first emitter. A second passivation layer is applied to the second emitter, a first metal contact is applied over the first emitter, and a second metal contact is applied over the second emitter.
[0006] In another embodiment, a solar cell comprises a monocrystalline silicon base, a first monocrystalline silicon emitter disposed on a first side of the monocrystalline silicon base, the first monocrystalline silicon emitter having a thickness within a range of about 5 microns to about 15 microns, and a second monocrystalline silicon emitter disposed on a second side of the monocrystalline silicon base. The second monocrystalline silicon emitter has a thickness within a range of about 5 microns to about 15 microns. The solar cell further comprises a first passivation layer disposed over the first monocrystalline silicon emitter, a first metal layer disposed over the first passivation layer, and a second metal layer disposed over the second passivation layer.
BRIEF DESCRIPTION OF THE DRAWINGS
[0007] So that the manner in which the above recited features of the present disclosure can be understood in detail, a more particular description of the disclosure, briefly summarized above, may be had by reference to embodiments, some of which are illustrated in the appended drawings. It is to be noted, however, that the appended drawings illustrate only typical embodiments of this disclosure and are therefore not to be considered limiting of its scope, for the disclosure may admit to other equally effective embodiments.
[0008] Figure 1 is a cross sectional perspective view of a chamber, according to one embodiment.
[0009] Figures 2A-2L illustrate a solar cell formation process, according to one embodiment. [0010] Figures 3A-3B illustrate a flow diagram of a method of forming a solar cell, according to one embodiment.
[0011] Figures 4A-4G illustrate a solar cell formation process, according to another embodiment.
[0012] Figure 5 illustrates a flow diagram of a method of forming a solar cell, according to another embodiment.
[0013] Figures 6A-6F illustrate a solar cell formation process, according to another embodiment.
[0014] Figure 7 illustrates a flow diagram of a method of forming a solar cell, according to another embodiment.
[0015] Figures 8A-8D illustrate a solar cell formation process, according to another embodiment.
[0016] Figure 9 illustrates a flow diagram of a method of forming a solar cell, according to another embodiment.
[0017] Figures 10A-10G illustrate a solar cell formation process, according to another embodiment.
[0018] Figure 1 1 illustrates a flow diagram of a method of forming a solar cell, according to another embodiment.
[0019] Figure 12 illustrates a partial solar cell, according to another embodiment of the disclosure.
[0020] Figures 13A-13G illustrate a solar cell formation process, according to another embodiment.
[0021] Figure 14 illustrates a flow diagram of a method of forming a solar cell, according to another embodiment.
[0022] Figure 15 illustrates a solar cell, according to another embodiment. [0023] Figure 16 illustrates a solar cell, according to another embodiment.
[0024] To facilitate understanding, identical reference numerals have been used, where possible, to designate identical elements that are common to the figures. It is contemplated that elements and features of one embodiment may be beneficially incorporated in other embodiments without further recitation.
DETAILED DESCRIPTION
[0025] Embodiments of the disclosure generally relate to forming solar cells having epitaxial emitters. The emitters of the solar cells, as well as the base of the solar cells, are epitaxially grown in a process chamber using a template substrate to form an epitaxial substrate. During the formation process of the epitaxial substrate, dopants can be introduced into the process chamber to dope the emitters and the base with desired dopant profiles and concentrations. In one example, the epitaxial material is silicon and the dopants are n-type and p-type dopants. Solar cells formed according to embodiments described herein have greater conversion efficiencies than solar cells with solid-state-diffused emitters due at least partially to formation of emitters during epitaxial growth. Because the emitters are formed during an epitaxial growth process, the emitters can have greater thicknesses while having lower dopant concentrations.
[0026] Figure 1 is a cross sectional perspective view of a chamber 100 according to one embodiment. The chamber 100 has a chamber wall 102, a lid 104 and a bottom 106. The chamber wall 102 may be cylindrical and may be formed from clear quartz. The chamber wall 102, lid 104 and bottom 106 may define a processing region 108, and a cassette 1 10 may be disposed within the processing region 108. The cassette 1 10 may include a plurality of susceptors 1 12 in a stack-like configuration, and each susceptor 1 12 may support one or more substrates 1 14 on an upper surface thereof. The susceptors 1 12 may be configured to hold the substrates 1 14 for either single sided deposition or dual sided deposition. The cassette 1 10 may rotate continuously during the deposition process for improved deposition uniformity.
[0027] Above the lid 104 is a top cover 120 and a loading region 122 may be defined by the top cover 120. An opening 124 may be formed in the top cover 120 to facilitate ingress and egress of substrates 1 14 to and from the loading region 122. During loading/unloading of the substrates 1 14, the cassette 1 10 is vertically actuated into the loading region 122, and substrates 1 14 are loaded/unloaded through the opening 124.
[0028] A heating element, such as a lamp 125 may be disposed adjacent to the chamber wall 102 for providing thermal energy to the processing region 108. The heating element may be any suitable heating element. In one embodiment, the heating element includes a plurality of infrared ("IR") lamps surrounding the cassette 1 10. In one embodiment, the lamps 125 surround the chamber wall 102. The arrangement of the lamps 125 may vary depending on the process. In one example, the lamps 125 may be circular. The lamps 125 may be stacked to provide axial multi-zone heating. In another embodiment, each lamp 125 is a linear lamp that is disposed perpendicular to a support surface of the susceptors 1 12. In such an embodiment, a plurality of the linear lamps 125 is arranged around the circumference of the chamber wall 102. Additionally or alternatively, the heating element may include one or more inductive heaters. The inductive heater may be a ferrite core coiled around the cassette 1 10, such as around the chamber wall 102. One or more wires may be wrapped around the ferrite core and each wire may be connected to a power source to form an electric circuit.
[0029] An optional reflector 127 surrounds the lamps 125 to more efficiently control heating of the processing region 108. The reflector 127 includes a plurality of curved annular rings and each ring circumscribes the outer circumference of each lamp 125. Thus, heat generated from the lamp 125 is directed toward the processing region 108. The reflector 127 may have cooling channels 128 disposed therein. Each cooling channel 128 may have an inlet 129 and an outlet 130 (one is shown) and the reflector 127 may be cooled with a coolant such as water flowing from the inlet 129 through the cooling channels 128 and out of the outlet 130. A chamber liner (not shown) may be disposed between the cassette 1 10 and the chamber wall 102. The chamber liner may have the similar shape as the chamber wall 102, such as cylindrical and provides thermal uniformity and create an isothermal zone 131 within the processing region 108. The chamber liner may be made of silicon carbide coated graphite.
[0030] In addition to the lamps 125, a heating element 132 may be disposed above and/or below the cassette 1 10 to provide radial multi-zone heating. The heating element 132 may be any suitable heating element. In one embodiment, the heating element 132 is a resistive heating element that is made of solid silicon carbide or silicon carbide coated graphite. A thermal insulator 133 may be disposed between the heating element 132 and the lid 104/bottom 106.
[0031 ] A plurality of gas inlets 134 may be disposed through the lamps 125 on the chamber wall 102. In one embodiment, the gas inlets 134 are substantially perpendicular to the chamber wall 102. As illustrated in Figure 1 , the gas inlets 134 and the lamps 125 may be interleaved. In other words, each gas inlet 134 is disposed between two adjacent lamps 125. A plurality of purging gas lines (not shown) may be disposed between the chamber liner and the chamber wall 102. The purging gas lines may be substantially parallel to the chamber wall 102. During operation of the chamber 100, one or more process gases may be introduced into the chamber 100 to deposit a material, such as an epitaxial layer, on the substrates 1 14. During the deposition, the substrates 1 14 may be heated to a desired temperature. One or more substrates 1 14 may be processed simultaneously.
[0032] The edge of the cassette 1 10 may be coupled to a plurality of shafts 135 which are coupled to a rotor 136. The rotor 136 may be coupled to a stator 137. In one embodiment, the rotor 136 and the stator 137 are both permanent magnets, and the rotor 136 is magnetically coupled to the stator 137. The cassette 1 10 levitates and rotates continuously during operation. In another embodiment, the rotor 136 and the stator 137 are parts of a linear arc motor, and the linear arc motor rotates the cassette 1 10 continuously during operation.
[0033] Figures 2A-2L illustrate a solar cell formation process, according to one embodiment. Figures 3A-3B illustrates a flow diagram 350 of a method of forming a solar cell, according to one embodiment. To facilitate explanation of embodiments of the disclosure, Figures 2A-2L and 3A-3B will be explained in conjunction.
[0034] Figure 2A illustrates a substrate 1 14 positioned on a support, such as an electrode 212 within an electrolytic cell (not shown). In one example, the substrate may be a silicon substrate formed from monocrystalline silicon which may function as a template for epitaxial growth. While only a single substrate 1 14 is shown positioned on the electrode 212 for clarity, it is to be understood that multiple substrates 1 14 may be positioned on the electrode 212.
[0035] At operation 351 , the substrate 1 14 is exposed to an etchant solution, which may include hydrogen fluoride, isopropyl alcohol, and de- ionized water, to form a porous layer 240 on the substrate 1 14, as shown in Figure 2B. Ethanol, acetic acid, or other chemical agents may be used to adjust surface tension rather than, or in addition to, isopropyl alcohol. An electrical current is passed through the electrolytic solution and the substrate to anodically etch the surface. The same electrolytic solution could be used for the rear contact rather than an electrode 212. In one example, the porous layer 240 may be a "bi-porous" layer, e.g., may be a layer containing one or more degrees of porosity therein. For example, the porous layer 240 may have an upper portion with a lower porosity having a thickness of about 0.01 micrometers to about 2 micrometers, and a lower region with a higher porosity thereunder, having a thickness of about 0.1 micrometer to about 1 micrometers. The lower layer can function as a release layer in some processes to facilitate release of an epitaxial 214A (shown in Figure 2G) epitaxially grown on the substrate 1 14.
[0036] In operation 352, the substrate 1 14 having the porous layer 240 thereon is thermally treated, for example, annealed or crystallized, to form a smooth silicon surface on the porous layer 240, as shown in Figure 2C. The thermal treatment process may occur in a hydrogen environment and may be performed using various heating methods, including laser or lamp illumination. The smoothness of the porous layer 240 facilitates the formation of a high quality epitaxial material thereon.
[0037] In operation 353, a first epitaxial emitter 241 is epitaxially formed, such as grown, on an upper surface of the substrate 1 14, for example in the chamber 100. The first epitaxial emitter 241 may be formed in a vapor phase epitaxy process through the reaction of a silicon-containing precursor and a reducing agent, such as trichlorosilane and hydrogen, in the presence of a dopant, such as an n-type dopant or p-type dopant. However, it is contemplated that other silicon-containing precursors, such as dichlorosilane, silicon tetrachloride, silane, or disilane may be utilized. Suitable n-type dopant gases include phosphine (PH3), phosphoryl trichloride (POCI3) or other phosphorus, arsenic, or antimony containing compounds. Suitable p-type dopants include borane or diborane, or other boron, aluminum, or gallium containing compounds. The first epitaxial emitter 241 may have a dopant concentration within a range of about 1 x1017 to about 1 x1018 atoms/cm3, and a thickness within a range of about 1 micrometers to about 15 micrometers, such as about 5 micrometers to about 10 micrometers. The epitaxial formation process may occur at a temperature of about 1200 degrees Celsius or less, and a pressure of about 1 atmosphere or less.
[0038] In operation 355, after the formation of the first epitaxial emitter 241 , a base 242 is epitaxially formed on the on the first epitaxial emitter 241 , as shown in Figure 2E. The base 242 is generally formed using the same silicon-containing precursor and reducing agent as the first epitaxial emitter 241 , for example, trichlorosilane and hydrogen. The base 242 may have a thickness within a range of about 1 to about 200 microns. In one example, the formation of the first epitaxial emitter 241 and the base 242 is a continuous process. In such a process, the flow of the dopant gas may be halted, reduced in concentration, or changed to a different dopant with reduced concentration while maintaining the flow of the silicon-containing precursor and reducing agent, after formation of the first epitaxial emitter 241 . The dopant concentration in the base may also be graded (e.g., changed in continuous manner with thickness) to provide an internal electrical field to aid collection of photogenerated carriers. While Figure 2E illustrates the first epitaxial emitter 241 and the base 242 as two different layers, it is to be understood that the first epitaxial emitter 241 and the base 242 may be one continuous epitaxial material, while each of the first epitaxial emitter 241 and the base 242 has a different dopant concentration and/or profile.
[0039] In operation 356, a second epitaxial emitter 243 is formed on the base 242, as shown in Figure 2F. The second epitaxial emitter 243 is formed similar to the first epitaxial emitter 241 ; however, the second epitaxial emitter 243 includes a dopant of the opposite conductivity type. For example, if the first epitaxial emitter 241 is doped with a p-type dopant, the second epitaxial emitter 243 may be doped with an n-type dopant, or vice versa. The second epitaxial emitter 243 may be formed in a continuous manner from the base 242 using the same silicon-containing precursor and reducing agent as the base 242. The second epitaxial emitter 243 may have a dopant concentration within a range of about 5x1016 to about 1 x1018 atoms/cm3, and a thickness within a range of about 1 micrometer to about 15 micrometers. The dopant concentration of either emitter 241 and 243 may be changed in a continuous manner to form an internal electrical field to aid collection of photogenerated carriers.
[0040] In operation 357, the first epitaxial emitter 241 , the base 242, and the second epitaxial emitter 243, collectively referred to as an epitaxial 214A, are removed from the underlying template substrate 1 14, as illustrated in Figure 2G. The epitaxial 214A may be mechanically, energetically, or chemically cleaved from the substrate 214. If any of the porous layer 240 remains on the epitaxial 214A, the porous layer 240 present on the epitaxial 214A may be removed by etching, lapping, or the like.
[0041 ] In operation 358, a first surface 244 of the epitaxial substrate (e.g., the light receiving surface of the final device) is textured, for example, by exposure to an etchant such as potassium hydroxide, to reduce the light- reflecting qualities of the final device. While Figure 2H illustrates the second epitaxial emitter 243 as being the light receiving surface, it is contemplated that the first epitaxial emitter 241 may be on the light receiving surface. In such an embodiment, the texturing operation may also be used to remove any residual porous material adhering to the epitaxial 214A. Thus, a separate removal operation would be unnecessary.
[0042] In operation 359, a selective emitter process is performed on the first surface 244 of the epitaxial 214A, as illustrated in Figure 2I. The selective emitter process may be performed using masked ion implantation or a dopant paste. In one example, the dopant paste may be printed on the surface and exposed to a laser or other heat source to drive the dopant into the second epitaxial emitter 243. The dopants introduced by ion implantation may be activated by a high-temperature anneal that may be performed in oxygen ambient. The oxidation of the surface may be useful for passivation of defects on the surface. The selective emitter process creates regions of higher dopant concentration than the second epitaxial emitter 243, for example n++ or p++ contact regions 245, on the first surface 244 to facilitate ohmic contact with a metal contact or electrode subsequently disposed on the first surface 244. The contact regions 245 are formed in a pattern corresponding to the metal contact. In one example, the n++ or p++ concentration may be about 5x1019 atoms/cm3 or greater, such as about 1 x1020 atoms/cm3 or greater. [0043] In operation 360, a passivation layer 246, for example, silicon dioxide, silicon nitride, or aluminum oxide, is deposited on the first surface 244, as shown in Figure 2J. The passivation layer 246 reduces recombination at the light receiving surface. The passivation layer may be deposited by chemical vapor deposition, atomic layer deposition, plasma-enhanced chemical vapor deposition, and the like, using appropriate precursor gas and reducing or oxidizing agent.
[0044] In operation 361 , a passivation layer 248 is deposited on a second surface (e.g., back surface or non-light-receiving surface) 249, as shown in Figure 2K. The passivation layer 248 is similar to the passivation layer 246, and may be formed in a similar manner. In one embodiment, the passivation layers 246 and 248 may be formed simultaneously, or in immediate succession within the same tool.
[0045] In operation 362, a metal contact 247 is formed on the first surface 244 of the epitaxial 214A, as shown in Figure 2K. The metal contact 247 may be applied by screen printing one or more conductive pastes on the first surface 244, and then thermally treated to remove solvents (e.g., "dry"). The conductive paste may include one or more metals such as silver or aluminum in a polymer matrix. In operation 363, one or more openings 270 may be formed, such as by laser scribing, in the second surface 249 of the epitaxial 214A through the passivation layer 248. The openings 270 preferably only scribe the passivation layer 248 and expose the surface of the epitaxial emitter 241 . It is contemplated that formation of the openings 270 may occur prior to operation 362, but subsequent to operation 361 .
[0046] In operation 364, a metal layer 271 is formed over the second surface 249 of the epitaxial 214A. The metal layer 271 is deposited on the passivation layer 248 and in the openings 270. The metal layer 271 may include one or more conductive materials, such as silver or aluminum, and may be formed using screen printed conductive pastes, chemical vapor deposition, atomic layer deposition, physical vapor deposition, or the like. In one example, the metal layer 271 includes aluminum, and after depositing the metal layer 271 , the metal layer 271 and the metal contact 247 are thermally treated or fired to a temperature above the eutectic point of silicon and aluminum, thus resulting in a silicon-aluminum alloy. The silicon-aluminum alloy forms a heavily doped p++ region, thereby facilitating ohmic contact between the aluminum and the silicon. The metal contact 247 may be simultaneously sintered through the front passivation layer 246 to make ohmic contact to the second epitaxial emitter 243. The resulting structure shown in Figure 2L illustrates a solar cell 272 formed according to one embodiment described herein.
[0047] Figures 2A-2L and Figures 3A-3B illustrate one embodiment of forming a solar cell 272; however, additional embodiments are also contemplated. For example, it is contemplated that operations 363 and 364 may be performed before operation 362.
[0048] Figures 4A-4G illustrate a solar cell formation process, according to another embodiment. Figure 5 illustrates a flow diagram of a method of forming a solar cell, according to another embodiment. To facilitate explanation, Figures 4A-4G and 5 will be explained in conjunction. Figures 4A-4G and 5 illustrate an alternative embodiment for forming a solar cell, and may replace Figures 2G-2I, and operations 357-364.
[0049] In operation 581 , which may occur after operation 356 of Figure 3, a highly-doped emitter surface 490 is epitaxially formed on the second epitaxial emitter 243, as shown in Figure 4A. The highly-doped emitter surface 490 is of the same dopant type (e.g., p-type or n-type) as the second epitaxial emitter 243, but has a greater dopant concentration. For example, the highly- doped emitter surface 490 may be an n++ or p++ layer having a thickness of about 2 micrometers or less, such as about 0.1 to about 1 micrometer. The highly-doped emitter surface 490 facilitates ohmic contact with a metal contact or grid subsequently deposited thereon. Alternatively, it is contemplated that a highly-doped emitter surface may be formed on the second epitaxial emitter 243 using gaseous diffusion, ion implantation, or a dopant paste.
[0050] In operation 582, an epitaxial substrate 414a is removed from the template substrate 1 14, as similarly described in operation 357. The epitaxial substrate 414a illustrated in Figure 4B is similar to the epitaxial substrate 1 14a; however, the epitaxial substrate 414a includes the highly-doped emitter surface 490. In operation 583, a mask 491 is disposed over the first surface 444 on the highly-doped emitter surface 490, as illustrated in Figure 4C. The mask 491 may be a wet etch or dry etch mask, may be applied by screen printing or ink-jet printing, and may include polymers.
[0051 ] In operation 584, the first surface 444 of the epitaxial substrate 414a is exposed to an etchant, such as a wet etchant or dry etchant, to texture the first surface 444, as shown in Figure 4D. Exposure to the etchant results in removal of exposed portions of the highly-doped emitter surface 490, resulting in texturing of the second epitaxial emitter 243. The remaining portions of the highly-doped emitter surface 490 define contact regions upon which a metal contact is subsequently disposed. In operation 585, the mask 491 is removed, as shown in Figure 4E. Alternatively, it is contemplated that the mask may be partially or completely removed during the etching process of operation 584.
[0052] In operation 586, passivation layers 446 and 448 are deposited on the first surface 444 and a second surface 449, as shown in Figure 4F. The passivation layer 446 and 448 are similar to passivation layers 246 and 248, and may be formed in a similar manner. In operation 587, a metal contact 447 is deposited on the first surface 444 in contact with the remaining portions of the highly-doped emitter surface 490. In operation 588, vias 470 are formed in the second surface 449 of the epitaxial substrate 414a, as shown in Figure 4G and as similarly described with respect to operation 363. In operation 589, a metal layer 471 is deposited over the second surface 449 of the epitaxial substrate 414a in contact with the passivation layer 448 and within the vias 470, as shown in Figure 4G. Deposition of the metal layer 471 is similar to the deposition of the metal layer 271 described with respect to operation 364, and results in a solar cell 472.
[0053] Solar cells formed using embodiments described herein have higher efficiencies than solar cells having emitters formed using dopant pastes, implanted, diffused emitters (e.g., solid-state diffusion). Emitters which are formed during an epitaxial growth process, such as emitters described herein, can be formed having a greater depth or thickness of dopant material, with a lower dopant concentration, which is generally not attainable using dopant pastes or gaseously-diffused emitters. For example, emitters formed using solid state diffusion may have thickness or depth less than 1 micron, such as about 3000 angstroms, and relatively high surface dopant concentrations, such as 1 x1020 to about 3x1020 atoms/cm3. In contrast, emitters formed during epitaxial growth processes according to embodiments herein have relatively smaller dopant concentrations, and thus, avoid many of the negative qualities of more highly-doped silicon, such as carrier recombination, bandgap narrowing, and crystallographic defects.
[0054] Table 1 illustrates a comparison between solar cells formed with epitaxial emitters and solid-state-diffused emitters. The epitaxial emitter solar cell includes n+ and p+ emitters having thickness of about 5 microns and dopant concentrations of about 1 x1017 atoms/cm3. The solid-state-diffused emitter solar cell includes n+ and p+ emitters having a thickness of about 3000 angstroms, and dopant concentrations of about 3x1020 atoms/cm3. As illustrate in Table 1 , solar cells formed according to embodiments described herein have more desirable short circuit current density, open circuit voltage, and efficiency. Additionally, solar cells of the present embodiments may have a desirable reduction in saturation current density. Solid-state-diffused emitter solar cells may have a saturation current density of about 100 fA cm2 or more, while solar cells formed according to embodiments described herein have a saturation current density of about 1 to about 10 fA/cm2.
Table 1 Device Short Circuit Open Circuit Device Efficiency Current Density Voltage (mV) (active area, (active area, percent) mA/cm2)
Solid-State- 40.8 651 .4 21 .0 Diffused Emitter
Epitaxial Emitter 41 .1 708.9 23.6
[0055] Example 1 : A solar cell is formed by first growing an epitaxial n+ emitter on a template substrate. The epitaxial n+ emitter is formed by reaction of trichlorosilane and hydrogen in the presence of POCI3 at a temperature less than about 1200 degrees Celsius and a pressure of about 1 atmosphere. The n+ emitter was formed to a thickness of about 5 microns and had a dopant concentration of about 3x1017 atoms/cm3. The flow rate of the trichlorosilane and hydrogen were maintained while the flow rate of the n+ dopant was halted to epitaxially form an epitaxial base. The base was formed to a thickness of about 100 microns. Then, the flow of the p-type dopant was halted and flow of the n-type dopant, such as diborane, was commenced to form an epitaxial n-type emitter having a thickness of about 5 microns and a concentration of about 3x1017 atoms/cm3. The flow of the n-type dopant was then further increased to form a heavily doped (n++) surface on the n-type emitter, for example, having a concentration of about 1 x1020 atoms/cm3 or more. The epitaxial layers where then removed together from the template substrate.
[0056] The n-type emitter was then patterned and etched, a passivation layer was applied, and a silver contact layer was disposed thereon in contact with the n++ emitter surface. Similarly, a passivation layer was applied to the p+ emitter, vias were scribed, and an aluminum layer was applied over the p+ emitter on the back surface passivation layer and within the vias. The solar cell was fired to form a silicon-aluminum eutectic layer. It is to be noted that other examples and embodiments are also contemplated.
[0057] Figures 6A-6F illustrate a solar cell formation process, according to another embodiment. Figure 7 illustrates a flow diagram of a method of forming a solar cell, according to another embodiment. To facilitate explanation, Figures 6A-6D and 7 will be explained in conjunction. Figures 6A-6D and 7 illustrate an alternative embodiment for forming a solar cell, and may replace Figures 2H-2K, and operations 358-362.
[0058] In operation 766 of flow diagram 765, a polysilicon layer 692 is deposited on the upper or light receiving surface of the epitaxial 214A, resulting in an epitaxial substrate 614A. The polysilicon layer 692 may be deposited in the same process chamber as is used for the formation of first epitaxial emitter 241 , the base 242, and the second epitaxial emitter 243. It is contemplated that the process chamber may be adapted to perform both epitaxial and polysilicon formation through the adjustment of one or more process parameters, such deposition temperature, process gas flow rate, and process gas composition. In one example, silane may be utilized to form the polysilicon layer 692. The polysilicon layer 692 may be deposited to a thickness of about 0.1 microns or greater, such as about 0.3 microns or greater.
[0059] The inclusion of the polysilicon layer 692 facilitates the formation of a passivated contact, thus reducing recombination loss at an interface of a metal contact subsequently deposited in electrical contact with the epitaxial substrate 614A. The inclusion of the polysilicon layer 692 allows for band gap tailoring to selectively allow only a single carrier type to pass therethrough. In one example, the polysilicon layer 692 may be a heavily doped polysilicon layer, such as an n++ or p++ polysilicon layer. In such an embodiment, a dopant gas, such as a p-type or n-type dopant gas, may be included with the silicon source gas, such as silane or trichlorosilane, during the polysilicon formation process, to facilitate formation of a doped polysilicon layer having the desired dopant profile and concentration. [0060] A thin oxide between the polysilicon and monocrystalline silicon surface may facilitate improvement of electrical performance. This interfacial oxide layer could be generated in the same tool after the epi emitter deposition and before the polysilicon deposition. Alternatively, the interfacial oxide growth (chemical or thermal oxidation) and polysilicon deposition could be performed after the epitaxial silicon deposition in a separate tool(s).
[0061 ] In operation 767, an etch resist mask 691 is applied to a surface of the polysilicon layer 692 to facilitate selective removal of portions of the polysilicon layer 692, as shown in Figure 6B. The etch resist mask 691 may be a wet etch or dry etch mask, may be applied by screen printing or ink-jet printing, and may include polymers. In operation 768, a texturing operation is performed. The texturing operation 768 is similar to operation 358, however, masked portions of the polysilicon layer 692 and the second epitaxial emitter 243 are not textured. In operation 768, the texturing agent and the degree of exposure may be selected to remove undesired portions of the polysilicon layer 692 and to adequately texture the surface of the second epitaxial emitter 243, as shown in Figure 6C. Optionally, the etch resist mask 691 may be removed during operation 358 via etching of the mask, or alternatively, the mask 691 may be removed in a separate removal process.
[0062] In operation 769, the etch resist mask 691 is removed (if not previously removed), as shown in Figure 6D. In operation 770, a passivation layer 646 is applied over the second epitaxial emitter 243 and the polysilicon layer 692, as shown in Figure 6E. In operation 771 , a metal contact 247 is deposited on a surface of the passivation layer 646 over the remaining portion of the polysilicon layer 692, as shown in Figure 6F. While only a single metal contact 247 is shown, it is to be understood that multiple metal contacts 247 may be formed, and may include, for example, gridlines and/or fingers. Subsequent to operation 771 , the back surface or non-light receiving surface 649 may be subjected to operations 363 and 364 shown in Figures 3A-3B. The metal contact 247 may then be cured, firing through the passivation layer 646. [0063] Figures 8A-8D illustrate a solar cell formation process, according to another embodiment. Figure 9 illustrates a flow diagram of a method of forming a solar cell, according to another embodiment. To facilitate explanation, Figures 8A-8D and 9 will be explained in conjunction. Figures 8A-8D and 9 illustrate an alternative embodiment for forming a solar cell, and may replace Figures 2I-2K, and operations 358-362.
[0064] In operation 976 of flow diagram 975, an intrinsic-amorphous silicon layer 993 is deposited on an upper or light-receiving surface of an epitaxial 214A, thus resulting in epitaxial substrate 914A, as shown in Figure 8A. The intrinsic-amorphous silicon layer 993 may be formed suing plasma-enhanced chemical vapor deposition (PECVD), and may occur in a separate chamber than formation of the first epitaxial emitter 241 , the base 242, and the second epitaxial emitter 243. In one example, a silicon-containing source gas, such as silane, may facilitate the formation of the intrinsic-amorphous silicon layer 993. In operation 977, a doped amorphous silicon layer 994 is deposited on the intrinsic-amorphous silicon layer 993, as shown in Figure 8B. The doped amorphous silicon layer 994 may be deposited using a silicon-containing source gas, such as silane, and a dopant-containing source gas, via PECVD. The doped amorphous silicon layer 994 may be p-type or n-type doped, such as a p+ or n+ layer having a dopant concentration within a range of about 1 x1018 atoms/cm3 to about 1 x1020 atoms/cm3, such as about 1 x1019 atoms/cm3.
[0065] In operation 978, a conductive oxide layer 995 is deposited on the doped amorphous silicon layer 994, as shown in Figure 8C. The conductive oxide layer 995 may be formed in the same PECVD chamber as the intrinsic- amorphous silicon layer 993 and the doped amorphous silicon layer 994. The conductive oxide layer 995 may be, for example, aluminum zinc oxide (AlZnO), indium tin oxide (ITO), fluorine-doped tin oxide (FTO), and doped zinc oxide. Each of the intrinsic-amorphous silicon layer 993, the doped amorphous silicon layer 994, and the conductive oxide layer 995 may have a thickness of about 3 to about 50 nanometers, such as about 5 to 15 nanometers, such as about 10 nanometers.
[0066] In operation 979, metal contacts 247 are deposited on the conductive oxide layer 995, as shown in Figure 8D. The metal contacts 247 may be optionally cured in operation 979, or may be cured in a later operation. Optionally, prior to operation 979, the back surface or non-light receiving surface 949 may be subjected to deposition of intrinsic and doped amorphous-silicon layers, transparent conducting oxide, and metal deposition. The doped amorphous-silicon layer would use the conductivity type as the epitaxial emitter on the back surface. The amorphous-silicon layers on front and rear could be deposited in the same tool. Similarly, the transparent conducting oxide layers could be deposited in the same tool. Metal layers and contacts may be cured after deposition thereof.
[0067] The inclusion of the intrinsic-amorphous silicon layer 993, the doped amorphous silicon layer 994, and the conductive oxide layer 995 facilitates the formation of a passivated contact to reduce recombination at a location between the metal contact and the epitaxial substrate 814A. Thus, the intrinsic-amorphous silicon layer 993, the doped amorphous silicon layer 994, and the conductive oxide layer 995 collectively function similar to the polysilicon layer 692 of Figure 6. Moreover, the lateral conductivity charge carriers attributable to the second epitaxial emitter 243 allows for formation of the intrinsic-amorphous silicon layer 993, the doped amorphous silicon layer 994, and the conductive oxide layer 995 having relatively reduced thicknesses, such less than 50 nanometers, for example, about 10 nanometers. It is contemplated that substrates lacking an epitaxially-formed emitter adjacent the intrinsic-amorphous silicon layer 993, the doped amorphous silicon layer 994, and the conductive oxide layer 995 would otherwise require greater thicknesses and/or doping of the intrinsic- amorphous silicon layer 993, the doped amorphous silicon layer 994, and the conductive oxide layer 995, which would then be responsible for a greater portion of carrier mobility. However, the reduced thicknesses and/or reduced doping of the intrinsic-amorphous silicon layer 993, the doped amorphous silicon layer 994, and the conductive oxide layer 995 allows a greater amount of sunlight to penetrate the intrinsic-amorphous silicon layer 993, the doped amorphous silicon layer 994, and the conductive oxide layer 995, thereby increasing the amount of energy generated by the finished device. Moreover, the presence of the intrinsic-amorphous silicon layer 993 on the final device may facilitate increased passivation of the light-receiving surface.
[0068] Figures 10A-10G illustrate a solar cell formation process, according to another embodiment. Figure 1 1 illustrates a flow diagram of a method of forming a solar cell, according to another embodiment. To facilitate explanation, Figures 10A-10G and 1 1 will be explained in conjunction. Figures 10A-10G and 1 1 illustrate an alternative embodiment for forming a solar cell, and may replace Figures 2H-2K, and operations 358-362. The embodiment of Figure 1 1 is similar to the embodiment of Figure 9, however, the intrinsic-amorphous silicon layer 993, the doped amorphous silicon layer 994, and the conductive oxide layer 995 are etched to remove portions thereof from between metal contacts.
[0069] Flow diagram 1 101 begins at operation 1 102, in which the intrinsic- amorphous silicon layer 993 is deposited on an epitaxial 214A, as shown in Figure 10A and as similarly described with respect to operation 976 of Figure 9. In operation 1 103, the doped amorphous silicon layer 994 is deposited on intrinsic-amorphous silicon layer 993, as shown in Figure 10B and as similarly described in operation 977 of Figure 9. In operation 1 104, the conductive oxide layer 995 is deposited on the doped amorphous silicon layer 994, as shown in Figure 10C and as similarly described in operation 978 of Figure 9.
[0070] In operation 1 105, intrinsic-amorphous silicon layer 993, doped amorphous silicon layer 994, and the conductive oxide layer 995 are patterned using a laser (not shown) to selectively remove portions of the amorphous silicon layers 993 and 994 and the conductive oxide layer 995, as shown in Figure 10D. The laser may be configured to remove selective portions of the doped amorphous silicon layer 994 and the conductive oxide layer 995 while not removing the intrinsic-amorphous silicon layer 993. In another embodiment, it is contemplated that an etchant and one or more masks, rather than a laser, may be utilized to remove selective portions of the doped amorphous silicon layer 994 and the conductive oxide layer 995.
[0071 ] In operation 1 106, a texturing operation is performed to texture the epitaxial emitter layer 243, as shown in Figure 10E. The texturing operation 1 106 is similar to the texturing operation 768. Although not shown, a mask may be disposed over the remaining portions of the doped amorphous silicon layer 994 and the conductive oxide layer 995 to prevent or reduce texturing of the doped amorphous silicon layer 994 and the conductive oxide layer 995. In operation 1 107, metal contacts 247 are deposited on the conductive oxide layer 995, as shown in Figure 10F. The metal contacts 247 may be optionally cured in operation 1 107, or may be cured in a later operation. In operation 1 108, a passivation layer 246 is selectively deposited over the textured intrinsic-amorphous silicon layer 993, as shown in Figure 10G.
[0072] Subsequent to operation 1 108, the back surface or non-light receiving surface 949 may be subjected to operations 363 and 364 shown in Figures 3A-3B. Additionally, it is contemplated that the epitaxial substrate 814A may include a passivation layer, similar to passivation layer 248 shown in Figure 2K, on a second or back surface thereof (e.g., as formed in operation 361 ), which may occur prior to operation 363. Metal layers and contacts may be cured after deposition thereof.
[0073] Figure 12 illustrates an epitaxial substrate, according to another embodiment of the disclosure. The epitaxial substrate 1214A of Figure 12 is similar to the epitaxial substrate illustrated in Figure 10G; however, the intrinsic-amorphous silicon layer 993 of the epitaxial substrate 1214A is patterned concurrently with the doped amorphous silicon layer 994 and the conductive oxide layer 995 in operation 1 105. Thus, the passivation layer 246 is deposited on the second epitaxial emitter 243. Patterning of the intrinsic- amorphous silicon layer 993 may allow a greater amount of solar radiation to reach the first epitaxial emitter 241 , the base 242, and/or the second epitaxial emitter 243, thus increasing the amount of power generated by the finished device.
[0074] Figures 13A-13G illustrate a solar cell formation process, according to another embodiment. Figure 14 illustrates a flow diagram of a method of forming a solar cell, according to another embodiment. To facilitate explanation, Figures 13A-13G and 14 will be explained in conjunction. Figures 13A-13G and 14 illustrate an alternative embodiment for forming a solar cell, and may replace Figures 2H-2K, and operations 358-362.
[0075] Flow diagram 1420 begins at operation 1421 in which an oxide layer 1396, such as a silicon oxide layer, is deposited an epitaxial 214A, as shown in Figure 13A. In one example, oxide layer 1396 may be a tunnel oxide having a thickness less than about 10 nanometers, such as less than about 3 nanometers. The oxide layer 1396 may be deposited on an upper surface of the epitaxial emitter 243 by atomic layer deposition, or other suitable formation methods, such as thermal oxidation at temperatures below about 500 degrees Celsius. In operation 1422, a doped polysilicon layer 692 is deposited on the oxide layer 1396, as shown in Figure 13B. The doped polysilicon layer 692 is similar to the doped polysilicon layer 692 described with respect to Figure 6, and may be formed in a similar manner.
[0076] In operation 1423, a mask, such as an etch resist mask 691 , is deposited on the doped polysilicon layer 692, as shown in Figure 13C. The doped polysilicon layer 692 facilitates selective patterning of the oxide layer 1396 and the doped polysilicon layer 692. In operation 1424, the oxide layer 1396 and the doped polysilicon layer 692 are patterned, as shown in Figure 13D. The oxide layer 1396 and the doped polysilicon layer 692 may be patterned, for example, by exposure to an etchant solution, dry etching, or by laser, in order to remove regions of the oxide layer 1396 and the doped polysilicon layer 692. In operation 1425, a texturing etching is performed to texture the second epitaxial emitter 243 and to optionally remove the mask 691 , as shown in Figure 13E. It is contemplated that the mask 691 may be removed in a separate operation, rather than concurrently with the texturing of the second epitaxial emitter 243.
[0077] In operation 1426, a passivation layer 246 is deposited on the second epitaxial emitter 243, as shown in Figure 13F. Subsequently, in operation 1427, metal contacts 247 are formed on the polysilicon layer 692 to facilitate an electrical connection with the finished device. Subsequent to operation 1427, the back surface or non-light receiving surface 1449 may be subjected to operations 363 and 364 shown in Figures 3A-3B. Additionally, it is contemplated that a passivation layer, such as the passivation layer 248 shown in Figure 2K, may be applied to the non-light receiving surface 1449 prior to operation 363. Metal layers and contacts may be cured after deposition.
[0078] In one example, the utilization of polysilicon to form passivated contacts, rather than amorphous silicon, may facilitate reduced processing costs. In one example, polysilicon may be subjected to temperatures of 800 degrees Celsius, 900 degrees Celsius, or more, during a metal contact curing process without converting the polysilicon to crystalline silicon. Thus, cheaper metal pastes may be utilized to form the metal contacts, rather than more expensive low-temperature alternatives.
[0079] Figure 15 illustrates a solar cell 1572 according to another embodiment. The solar cell 1572 is similar to the solar cell 272 illustrated in Figure 2L; however, the solar cell is a passivated emitter rear contact (perc) solar cell. In such an embodiment, epitaxial growth of the solar cell 272 may begin with the base 242, thereby excluding the first epitaxial emitter 241 , which reduces manufacturing costs. Formation of the solar cell 1572 may proceed with growth of the second epitaxial emitter 243.
[0080] Because the solar cell 1572 lacks an epitaxial emitter on the non- light-receiving surface 1549 of the solar cell 1572, unlike solar cell 272, an electrical connection is made to a back surface field 1590 for current removal through the use of a doped metal layer 1571 . In particular, after deposition of the passivation layer 248, and formation of openings 270 therethrough, the doped metal layer 1571 is deposited on the passivation layer 248 and within the openings 270. Subsequently, the solar cell 1572, having the doped metal layer 1571 thereon, is subjected to an anneal operation which results in alloying between the metal within the doped metal layer 1571 and the base 242 at the location of the back surface field 1590, e.g., the interface between the doped metal layer 1571 and the base 242. In one example, the ally may be a silicon-aluminum eutectic alloy. The dopant of the doped metal layer 1571 may be of the opposite conductivity type of the dopant of the second epitaxial emitter 243. For example, if the second epitaxial emitter 243 includes an n-type dopant, the doped metal layer 1571 may include a p-type dopant. When forming the solar cell 1572, the annealing operation may be performed after operation 364 illustrated in Figure 3B.
[0081 ] The solar cell 1572 may be formed using operations similarly described in flow diagram 350. However, when forming the solar cell 1572 using flow diagram 350, operation 353 may be excluded. Additionally, as noted above, and annealing or firing operation may be performed after 364 to facilitate formation of a eutectic material at the interface of the doped metal layer 1571 and the base 242 within the openings 270.
[0082] While embodiments herein generally describe the growth of epitaxial emitters and bases from a porous template substrate, it is also contemplated that one or more epitaxial emitters may be grown directly from a epitaxial substrate, such as the base 242, without the use of a template substrate 1 14. In such an embodiment, the substrates 1 14 are excluded. Rather, the epitaxial emitters 241 and/or 243 are grown directly upon the base 242. For example, a base 242 may be disposed on a support to facilitate growth of the epitaxial emitter 241 on a first side of the base 242, and then the base 242 may be flipped to grow the second epitaxial emitter 243 on a second side of the base 242. Such an embodiment allows for the growth or preparation of the bases 242 at another time or location, thereby providing process flexibility, while reducing material costs by eliminating the use of the substrate 1 14.
[0083] Figure 16 illustrates a solar cell 1672, according to another embodiment. The solar cell 1672 is similar to solar cell 272, however, the solar cell 1672 includes an interdigitated back contact structure 1671 . The interdigitated back contact structure 1671 includes contacts 1671 a in electrical connection with doped regions 241 a of the first epitaxial emitter 241 . The doped regions 241 a are doped with a first conductivity type dopant. The interdigitated back contact structure 1671 also includes contacts 1671 b interdigitated with the contacts 1671 a. The contacts 1671 b are in electrical connection with doped regions 241 b of the first epitaxial emitter 241 . The doped regions 241 b are doped with a second conductivity type opposite of the first conductivity type to facilitate current removal from the solar cell 1672. The contacts 1671 a and 1671 b are electrically separated from one another. Because the contacts 1671 a and 1671 b are adjacent the second surface 249 of the solar cell 1672, it is not necessary to form an emitter on the front surface of the solar cell 1672, e.g., on the opposite surface of the base 242. However, it is contemplated that the solar cell 1672 may include a second emitter, such as the second epitaxial emitter 243 shown in Figure 2L, when utilizing an interdigitated back contact solar cell that takes advantage of emitter-wrap-through or emitter-wrap-around technology.
[0084] The solar cell 1672 may be formed using a flow diagram similar to that illustrated in Figures 3A and 3B. However, when forming solar cell 1672, operation 256 may be excluded. Additionally, during operation 359, the selective emitter implant would be performed on the second surface 249 of the solar cell 1672. The selective emitter implant would be used to implant dopants of opposite conductivity types in the doped regions 241 a, 241 b, respectively. While not shown, it is contemplated that the doped regions 241 a, 241 b may be separated by undoped regions.
[0085] Additionally, when forming the solar cell 1672, operation 362 may also be omitted, as both contacts 1671 a and 1671 b are located on the non- light-receiving surface of the solar cell 1672. In operation 364, instead of depositing a blanket metal layer on the second surface 249 over the passivation layer, one or more metal pastes would be screen printed in a desired interdigitated contact pattern. The metal pasts could be deposited over the passivation layer 248 and within the openings 270 in electrical contact with a respective doped region 241 a, 241 b.
[0086] Benefits of solar cells described herein generally include increased efficiency compared to previously-known solar cells.
[0087] While the foregoing is directed to embodiments of the present disclosure, other and further embodiments of the disclosure may be devised without departing from the basic scope thereof, and the scope thereof is determined by the claims that follow.

Claims

What is claimed is:
1 . A method of forming a solar cell, comprising:
epitaxially growing a first emitter including a p-type or n-type dopant;
epitaxially growing a base on the first emitter;
epitaxially growing a second emitter including a p-type or n-type dopant;
forming a heavily doped region of a same conductivity type as the second emitter on the second emitter, the heavily doped region having a higher surface concentration than the second emitter;
texturing the second emitter;
applying a first passivation layer to the first emitter;
applying a second passivation layer to the second emitter;
applying a first metal contact over the first emitter; and
applying a second metal contact over the second emitter, the second metal contact aligned with the heavily doped region.
2. The method of claim 1 , wherein the heavily doped region has a dopant concentration at a surface thereof of about 1 x1020 atoms/cm3 or more.
3. The method of claim 2, wherein the texturing is a selective texturing and is performed after forming the heavily doped region.
4. The method of claim 3, wherein the selective texturing comprises applying a mask to the surface of the second emitter and then etching the surface of the second emitter.
5. The method of claim 3, wherein the heavily doped region is epitaxially grown and has a uniform concentration throughout.
6. The method of claim 3, further comprising forming the heavily doped emitter surface on the second emitter by gaseous diffusion, ion implantation, or deposited dopant source and diffusion before texturing the second emitter.
7. The method of claim 2, further comprising etching the second emitter prior to forming the heavily doped regions.
8. The method of claim 7, wherein the heavily doped region is formed by application of a dopant paste to the second emitter or by a masked ion implantation on the second emitter, and wherein the solar cell comprises epitaxial silicon.
9. The method of claim 1 , wherein the first emitter, the base, and the second emitter are grown on a template substrate, and wherein the first emitter the base, and the second emitter are removed from the template substrate.
10. The method of claim 1 , wherein the first emitter is either n-type doped or p- type doped, and the second emitter is the other of n-type doped or p-type doped different than the first emitter.
1 1 . A solar cell made according to the method of claim 1 .
12. A method of forming a solar cell, comprising:
epitaxially growing a first emitter including a p-type or n-type dopant on a n- type or p-type substrate;
epitaxially growing a second emitter including a p-type or n-type dopant on the opposite surface of the substrate;
forming a heavily doped region of a same conductivity type as the second emitter on the second emitter, the heavily doped region having a higher surface concentration than the second emitter;
texturing the second emitter;
applying a first passivation layer to the first emitter;
applying a second passivation layer to the second emitter;
applying a first metal contact over the first emitter; and
applying a second metal contact over the second emitter, the second metal contact aligned to heavily doped region.
13. The method of claim 12, wherein the heavily doped region has a dopant concentration of about 5x1019 atoms/cm3 or more at a surface thereof.
14. The method of claim 13, wherein the texturing is a selective texturing and is performed after forming the heavily doped region.
15. The method of claim 14, wherein the selective texturing comprises applying a mask to the surface of the second emitter and then etching the surface of the second emitter.
16. The method of claim 14, wherein the heavily doped region is epitaxially grown and has a uniform concentration throughout.
17. The method of claim 14, wherein the heavily doped region is formed by application of a dopant paste to the second emitter or by a masked ion implantation on the second emitter.
18. The method of claim 13, wherein the second emitter is textured prior to forming the heavily doped regions.
19. The method of claim 18, wherein the heavily doped region is formed by printing a dopant paste or formed using masked ion implant.
20. The method of claim 12, wherein the first emitter, the second emitter, and the substrate each comprise silicon.
21 . The method of claim 12, wherein the first emitter is either n-type doped or p- type doped, and the second emitter is the other of n-type doped or p-type doped different than the first emitter.
22. The method of claim 12, wherein the heavily doped region is formed by application of a dopant paste to the second emitter
23. A solar cell, comprising:
a monocrystalline silicon base;
a first monocrystalline silicon emitter disposed on a first side of the monocrystalline silicon base, the first monocrystalline silicon emitter having a thickness within a range of about 5 microns to about 15 microns;
a second monocrystalline silicon emitter disposed on a second side of the monocrystalline silicon base, the second monocrystalline silicon emitter having a thickness within a range of about 5 microns to about 15 microns;
a first passivation layer disposed over the first monocrystalline silicon emitter; a second passivation layer disposed over the second monocrystalline silicon emitter;
a first metal layer disposed over the first passivation layer; and
a second metal layer disposed over the second passivation layer.
24. The solar cell of claim 23, wherein the first monocrystalline silicon emitter and the second monocrystalline silicon emitter include dopants having a concentration within a range of about 1 x1017 to about 1 x1019 atoms/cm3.
25. The solar cell of claim 23, wherein the first monocrystalline silicon emitter include heavily doped regions having a dopant concentration of about 5x1019 atoms/cm3 or more, and wherein the first metal layer is aligned with the heavily doped regions.
26. The solar cell of claim 23, further comprising a doped polysilicon layer disposed between the second monocrystalline silicon emitter and the second metal layer.
27. The solar cell of claim 26, further comprising a tunnel oxide layer disposed between the doped polysilicon layer and the second metal layer.
28. The solar cell of claim 23, further comprising:
an intrinsic-amorphous silicon layer deposited on the first monocrystalline silicon emitter;
a doped amorphous silicon layer deposited on the intrinsic-amorphous silicon layer; and
a conductive oxide layer deposited on the doped amorphous silicon layer.
29. The solar cell of claim 23, further comprising:
an intrinsic-amorphous silicon layer deposited on the second monocrystalline silicon emitter;
a doped amorphous silicon layer deposited on the intrinsic-amorphous silicon layer; and
a conductive oxide layer deposited on the doped amorphous silicon layer.
30. The solar cell of claim 23, further comprising:
an intrinsic-amorphous silicon layer deposited over the first monocrystalline silicon emitter;
a doped amorphous silicon layer deposited on the intrinsic-amorphous silicon layer; and
a conductive oxide layer deposited on the doped amorphous silicon layer.
31 . The solar cell of claim 23, further comprising:
an intrinsic-amorphous silicon layer deposited over the second monocrystalline silicon emitter;
a doped amorphous silicon layer deposited on the intrinsic-amorphous silicon layer; and
a conductive oxide layer deposited on the doped amorphous silicon layer.
32. A method of forming a solar cell, comprising:
epitaxially growing a first emitter including a p-type or n-type dopant on a n- type or p-type substrate;
forming a heavily doped region of a same conductivity type as the first emitter on the first emitter, the heavily doped region having a higher surface concentration than the first emitter;
applying a first passivation layer to the first emitter; and
applying a first metal contact over the first emitter.
33. The method of claim 32, further comprising texturing the first emitter.
PCT/US2015/017297 2014-02-28 2015-02-24 Silicon solar cells with epitaxial emitters WO2015130672A1 (en)

Applications Claiming Priority (6)

Application Number Priority Date Filing Date Title
US201461946666P 2014-02-28 2014-02-28
US61/946,666 2014-02-28
PCT/US2014/042333 WO2015130334A1 (en) 2014-02-28 2014-06-13 Silicon solar cells with epitaxial emitters
USPCT/US2014/042333 2014-06-13
US201562106116P 2015-01-21 2015-01-21
US62/106,116 2015-01-21

Publications (1)

Publication Number Publication Date
WO2015130672A1 true WO2015130672A1 (en) 2015-09-03

Family

ID=54009547

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2015/017297 WO2015130672A1 (en) 2014-02-28 2015-02-24 Silicon solar cells with epitaxial emitters

Country Status (2)

Country Link
TW (1) TW201533921A (en)
WO (1) WO2015130672A1 (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20170012149A1 (en) * 2015-07-07 2017-01-12 Crystal Solar, Inc. High efficiency single crystal silicon solar cell with epitaxially deposited silicon layers with deep junction(s)
US11038069B2 (en) * 2016-11-25 2021-06-15 Nederlandse Organisatie voor toegepast-natuurwetenschappeliik onderzoek TNO Photovoltaic cell with passivating contact
CN113629162A (en) * 2021-08-31 2021-11-09 晶澳(扬州)太阳能科技有限公司 Silicon-based solar cell unit and manufacturing method thereof

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI753084B (en) * 2018-01-15 2022-01-21 財團法人工業技術研究院 Solar cell

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20100300506A1 (en) * 2009-06-02 2010-12-02 Sierra Solar Power, Inc. Low-cost high-efficiency solar module using epitaxial si thin-film absorber and double-sided heterojunction solar cell with integrated module fabrication
US20110041911A1 (en) * 2009-08-18 2011-02-24 Sungeun Lee Solar cell and method of manufacturing the same
US20120318340A1 (en) * 2010-05-04 2012-12-20 Silevo, Inc. Back junction solar cell with tunnel oxide
US20130087195A1 (en) * 2011-10-05 2013-04-11 International Business Machines Corporation Silicon solar cell with back surface field
US20130153018A1 (en) * 2011-12-16 2013-06-20 Lg Electronics Inc. Solar cell and method for manufacturing the same

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20100300506A1 (en) * 2009-06-02 2010-12-02 Sierra Solar Power, Inc. Low-cost high-efficiency solar module using epitaxial si thin-film absorber and double-sided heterojunction solar cell with integrated module fabrication
US20110041911A1 (en) * 2009-08-18 2011-02-24 Sungeun Lee Solar cell and method of manufacturing the same
US20120318340A1 (en) * 2010-05-04 2012-12-20 Silevo, Inc. Back junction solar cell with tunnel oxide
US20130087195A1 (en) * 2011-10-05 2013-04-11 International Business Machines Corporation Silicon solar cell with back surface field
US20130153018A1 (en) * 2011-12-16 2013-06-20 Lg Electronics Inc. Solar cell and method for manufacturing the same

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20170012149A1 (en) * 2015-07-07 2017-01-12 Crystal Solar, Inc. High efficiency single crystal silicon solar cell with epitaxially deposited silicon layers with deep junction(s)
US11038069B2 (en) * 2016-11-25 2021-06-15 Nederlandse Organisatie voor toegepast-natuurwetenschappeliik onderzoek TNO Photovoltaic cell with passivating contact
CN113629162A (en) * 2021-08-31 2021-11-09 晶澳(扬州)太阳能科技有限公司 Silicon-based solar cell unit and manufacturing method thereof

Also Published As

Publication number Publication date
TW201533921A (en) 2015-09-01

Similar Documents

Publication Publication Date Title
JP6746854B2 (en) Solar cell having emitter region containing wide bandgap semiconductor material
US10629760B2 (en) Method of fabricating an emitter region of a solar cell
US20090269913A1 (en) Junction formation on wafer substrates using group iv nanoparticles
JP2009164544A (en) Passivation layer structure of solar cell, and fabricating method thereof
EP2283514A1 (en) Junction formation on wafer substrates using group iv nanoparticles
WO2010046284A1 (en) Semiconductor device manufacturing method, semiconductor device and semiconductor device manufacturing installation
WO2015130334A1 (en) Silicon solar cells with epitaxial emitters
CN106252458B (en) The method for manufacturing solar cell
WO2015130672A1 (en) Silicon solar cells with epitaxial emitters
US20160087140A1 (en) Solar cell fabricated by simplified deposition process
EP2180531A1 (en) Semiconductor device manufacturing method, semiconductor device and semiconductor device manufacturing installation

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 15755748

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 15755748

Country of ref document: EP

Kind code of ref document: A1