WO2014172159A1 - Defective p-n junction for backgated fully depleted silicon on insulator mosfet - Google Patents

Defective p-n junction for backgated fully depleted silicon on insulator mosfet Download PDF

Info

Publication number
WO2014172159A1
WO2014172159A1 PCT/US2014/033477 US2014033477W WO2014172159A1 WO 2014172159 A1 WO2014172159 A1 WO 2014172159A1 US 2014033477 W US2014033477 W US 2014033477W WO 2014172159 A1 WO2014172159 A1 WO 2014172159A1
Authority
WO
WIPO (PCT)
Prior art keywords
pocket
defects
well
junction
recited
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/US2014/033477
Other languages
French (fr)
Other versions
WO2014172159A8 (en
Inventor
Kangguo Cheng
Bruce B. Doris
Laurent Grenouillet
Ali Khakifirooz
Yannick Le Tiec
Qing Liu
Maud Vinet
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Commissariat a lEnergie Atomique et aux Energies Alternatives CEA
STMicroelectronics lnc USA
International Business Machines Corp
Original Assignee
Commissariat a lEnergie Atomique CEA
Commissariat a lEnergie Atomique et aux Energies Alternatives CEA
STMicroelectronics lnc USA
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Commissariat a lEnergie Atomique CEA, Commissariat a lEnergie Atomique et aux Energies Alternatives CEA, STMicroelectronics lnc USA, International Business Machines Corp filed Critical Commissariat a lEnergie Atomique CEA
Publication of WO2014172159A1 publication Critical patent/WO2014172159A1/en
Publication of WO2014172159A8 publication Critical patent/WO2014172159A8/en
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P32/00—Diffusion of dopants within, into or out of wafers, substrates or parts of devices
    • H10P32/10—Diffusion of dopants within, into or out of semiconductor bodies or layers
    • H10P32/17—Diffusion of dopants within, into or out of semiconductor bodies or layers characterised by the semiconductor material
    • H10P32/171—Diffusion of dopants within, into or out of semiconductor bodies or layers characterised by the semiconductor material being group IV material
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/01—Manufacture or treatment
    • H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/67—Thin-film transistors [TFT]
    • H10D30/6729—Thin-film transistors [TFT] characterised by the electrodes
    • H10D30/673—Thin-film transistors [TFT] characterised by the electrodes characterised by the shapes, relative sizes or dispositions of the gate electrodes
    • H10D30/6733—Multi-gate TFTs
    • H10D30/6734—Multi-gate TFTs having gate electrodes arranged on both top and bottom sides of the channel, e.g. dual-gate TFTs
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/124—Shapes, relative sizes or dispositions of the regions of semiconductor bodies or of junctions between the regions
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
    • H10D86/01—Manufacture or treatment
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
    • H10D86/201—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates the substrates comprising an insulating layer on a semiconductor body, e.g. SOI
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P32/00—Diffusion of dopants within, into or out of wafers, substrates or parts of devices
    • H10P32/10—Diffusion of dopants within, into or out of semiconductor bodies or layers
    • H10P32/14—Diffusion of dopants within, into or out of semiconductor bodies or layers within a single semiconductor body or layer in a solid phase; between different semiconductor bodies or layers, both in a solid phase
    • H10P32/1404—Diffusion of dopants within, into or out of semiconductor bodies or layers within a single semiconductor body or layer in a solid phase; between different semiconductor bodies or layers, both in a solid phase using predeposition followed by drive-in of impurities into the semiconductor surface, e.g. predeposition from a gaseous phase
    • H10P32/1406—Diffusion of dopants within, into or out of semiconductor bodies or layers within a single semiconductor body or layer in a solid phase; between different semiconductor bodies or layers, both in a solid phase using predeposition followed by drive-in of impurities into the semiconductor surface, e.g. predeposition from a gaseous phase by ion implantation
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P90/00—Preparation of wafers not covered by a single main group of this subclass, e.g. wafer reinforcement
    • H10P90/19—Preparing inhomogeneous wafers
    • H10P90/1904—Preparing vertically inhomogeneous wafers
    • H10P90/1906—Preparing SOI wafers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P90/00—Preparation of wafers not covered by a single main group of this subclass, e.g. wafer reinforcement
    • H10P90/19—Preparing inhomogeneous wafers
    • H10P90/1904—Preparing vertically inhomogeneous wafers
    • H10P90/1906—Preparing SOI wafers
    • H10P90/1908—Preparing SOI wafers using silicon implanted buried insulating layers, e.g. oxide layers [SIMOX]
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W10/00—Isolation regions in semiconductor bodies between components of integrated devices
    • H10W10/01—Manufacture or treatment
    • H10W10/011—Manufacture or treatment of isolation regions comprising dielectric materials
    • H10W10/014—Manufacture or treatment of isolation regions comprising dielectric materials using trench refilling with dielectric materials, e.g. shallow trench isolations
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W10/00—Isolation regions in semiconductor bodies between components of integrated devices
    • H10W10/01—Manufacture or treatment
    • H10W10/031—Manufacture or treatment of isolation regions comprising PN junctions
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W10/00—Isolation regions in semiconductor bodies between components of integrated devices
    • H10W10/01—Manufacture or treatment
    • H10W10/061—Manufacture or treatment using SOI processes together with lateral isolation, e.g. combinations of SOI and shallow trench isolations
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W10/00—Isolation regions in semiconductor bodies between components of integrated devices
    • H10W10/10—Isolation regions comprising dielectric materials
    • H10W10/17—Isolation regions comprising dielectric materials formed using trench refilling with dielectric materials, e.g. shallow trench isolations
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W10/00—Isolation regions in semiconductor bodies between components of integrated devices
    • H10W10/10—Isolation regions comprising dielectric materials
    • H10W10/181—Semiconductor-on-insulator [SOI] isolation regions, e.g. buried oxide regions of SOI wafers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W10/00—Isolation regions in semiconductor bodies between components of integrated devices
    • H10W10/30—Isolation regions comprising PN junctions
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/01—Manufacture or treatment
    • H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/031—Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT]
    • H10D30/0321—Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT] comprising silicon, e.g. amorphous silicon or polysilicon
    • H10D30/0323—Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT] comprising silicon, e.g. amorphous silicon or polysilicon comprising monocrystalline silicon
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/67—Thin-film transistors [TFT]
    • H10D30/6704—Thin-film transistors [TFT] having supplementary regions or layers in the thin films or in the insulated bulk substrates for controlling properties of the device
    • H10D30/6708—Thin-film transistors [TFT] having supplementary regions or layers in the thin films or in the insulated bulk substrates for controlling properties of the device for preventing the kink effect or the snapback effect, e.g. discharging the minority carriers of the channel region for preventing bipolar effect

Definitions

  • the present invention relates to semiconductor fabrication, and more particularly to forming a defective p-n junction for backgated fully depleted silicon on insulator devices.
  • FDSOI ultrathin fully depleted silicon on insulator
  • BOX thin buried oxide
  • pocket implants are placed underneath the BOX to adjust the threshold voltage Vt of the transistors. For example, with a BOX thickness of about 25 nm, changing the implant polarity shifts the threshold voltage by about 80 mV.
  • a backgate voltage (backbias) is applied. To minimize the area penalty for connecting the backbias, it is applied to a well that is shared by several transistors. For those transistors that have a pocket implant, the backbias is applied to the BOX through a p-n junction that is located in series with the BOX.
  • a method for semiconductor fabrication includes forming a well in a
  • a pocket is formed within the well, the pocket having an opposite doping polarity as the well to provide a p-n junction between the well and the pocket.
  • Defects are created at the p-n junction such that a leakage resistance of the p-n junction is decreased.
  • a method for semiconductor fabrication includes forming a well in a
  • a pocket is formed within the well, the pocket having an opposite doping polarity as the well to provide a p-n junction between the well and the pocket, wherein the pocket is formed under an isolation layer of the semiconductor substrate.
  • Defects are created at the p-n junction such that a leakage resistance of the p-n junction is decreased, wherein the defects are created as part of a same implantation used to form the pocket.
  • a semiconductor device includes a semiconductor substrate having a well formed therein.
  • a pocket is formed within the well, the pocketing having an opposite doping polarity as the well to provide a p-n junction between the well and the pocket. Defects are created at the p-n junction such that a leakage resistance of the p-n junction is decreased.
  • FIG. 1 is a cross-sectional view of a semiconductor device having a semiconductor- on-insulator layer formed over a buried oxide (BOX) layer, in accordance with one illustrative embodiment
  • FIG. 2 is a cross-sectional view of a semiconductor device after formation of a well, a pocket and shallow trench isolation regions, in accordance with one illustrative embodiment
  • FIG. 3 is a cross-sectional view of a semiconductor device having defects at the intersection of the pocket and the well, formed as part of a same implantation used to form the pocket, in accordance with one illustrative embodiment
  • FIG. 4 is a cross-sectional view of a semiconductor device having defects at the intersection of the pocket and the well, formed during a separate blanket implantation, in accordance with one illustrative embodiment
  • FIG. 5 is a cross-sectional view of a semiconductor device having defects at the intersection of the pocket and the well, with gate structures formed above the substrate, in accordance with one illustrative embodiment.
  • FIG. 6 is a schematic circuit diagram showing the voltage divider formed between the applied backgate voltage V BG and the voltage seen at the interface between the semiconductor on insulator (SOI) layer and BOX.
  • FIG. 7 is a block/flow diagram showing a system/method for forming defects at the intersection of a pocket and well, in accordance with one illustrative embodiment.
  • FDSOI semiconductor-on- insulator
  • MOSFETs metal-oxide-semiconductor field-effect transistor
  • the FDSOI includes a well and a pocket formed within the well. Defects are formed at the interface between the well and the pocket. Preferably, the interface includes a p-n junction.
  • the defects may include end-of-range implant defects or impurities that generate mid-gap states.
  • the defects are formed as part of a same implantation used to form the pocket. In another embodiment, the defects are formed by a separate blanket implantation.
  • One advantage of the present principles is that defects are formed at the interface between the pocket and the well such that the junction is leaky. During AC (alternating current) operation, most of the applied voltage drops at the buried oxide interface.
  • a design for an integrated circuit chip may be created in a graphical computer programming language, and stored in a computer storage medium (such as a disk, tape, physical hard drive, or virtual hard drive such as in a storage access network). If the designer does not fabricate chips or the photolithographic masks used to fabricate chips, the designer may transmit the resulting design by physical means (e.g., by providing a copy of the storage medium storing the design) or electronically (e.g., through the Internet) to such entities, directly or indirectly. The stored design is then converted into the appropriate format (e.g., GDSII) for the fabrication of photolithographic masks, which typically include multiple copies of the chip design in question that are to be formed on a wafer. The photolithographic masks are utilized to define areas of the wafer (and/or the layers thereon) to be etched or otherwise processed.
  • a computer storage medium such as a disk, tape, physical hard drive, or virtual hard drive such as in a storage access network.
  • such phrasing is intended to encompass the selection of the first listed option (A) only, or the selection of the second listed option (B) only, or the selection of the third listed option (C) only, or the selection of the first and the second listed options (A and B) only, or the selection of the first and third listed options (A and C) only, or the selection of the second and third listed options (B and C) only, or the selection of all three options (A and B and C).
  • This may be extended, as readily apparent by one of ordinary skill in this and related arts, for as many items listed.
  • the resulting integrated circuit chips can be distributed by the fabricator in raw wafer form (that is, as a single wafer that has multiple unpackaged chips), as a bare die, or in a packaged form.
  • the chip is mounted in a single chip package (such as a plastic carrier, with leads that are affixed to a motherboard or other higher level carrier) or in a multichip package (such as a ceramic carrier that has either or both surface interconnections or buried interconnections).
  • the chip is then integrated with other chips, discrete circuit elements, and/or other signal processing devices as part of either (a) an intermediate product, such as a motherboard, or (b) an end product.
  • the end product can be any product that includes integrated circuit chips, ranging from toys and other low-end applications to advanced computer products having a display, a keyboard or other input device, and a central processor.
  • a semiconductor structure 100 is illustratively depicted in accordance with one embodiment.
  • the semiconductor structure 100 is formed in a semiconductor substrate 102, which may include bulk silicon, monocrystalline silicon, germanium, gallium arsenide, or any other suitable material or combination of materials.
  • Substrate 102 preferably includes a buried oxide (BOX) layer 104 and semiconductor-on- insulator (SOI) layer 106 formed in or on the substrate 102.
  • BOX buried oxide
  • SOI semiconductor-on- insulator
  • BOX layer 102 and SOI layer 106 may form an ultrathin body and BOX (UTBB) 108, also referred to an ultrathin fully depleted SOI (FDSOI) layer with thin BOX layer.
  • BOX layer 104 is preferably a thin BOX layer, e.g., at or about 10-50 nm, but may also include other thicknesses (e.g., ultrathin, etc.).
  • BOX layer 104 may include silicon dioxide, silicon nitride, or any other suitable dielectric material.
  • SOI layer 106 is preferably an ultrathin SOI layer, e.g., at or about 2-10 nm, but may also include other thicknesses.
  • SOI layer 106 may include any suitable semiconductor such as, e.g., silicon, germanium, silicon germanium, a group III-V semiconductor such as, e.g., gallium arsenide, a group II-VI semiconductor, etc.
  • the semiconductor structure 100 further comprises other features or structures that are formed in previous process steps.
  • Well 110 is formed in substrate 102 by doping portions of substrate 102.
  • formation of well 110 may include forming a resist pattern (not shown) to protect portions of the substrate 102.
  • Substrate 102 undergoes ion implantation to implant dopants into unprotected portions of substrate 102.
  • Dopants may include, e.g., P-type dopants such as Boron, Boron Fluoride, etc. to form a p-well, applied at an implant dose range from, e.g., 10 13 /cm 2 to 10 16 /cm 2 , with an implant energy range from, e.g., 2 KeV to 200 KeV, depending on the implant species.
  • Dopants may also include, e.g., N-type dopants such as Arsenic, Phosphorus, etc.
  • an implant dose range from, e.g., 10 13 /cm 2 to 10 16 /cm 2
  • an implant energy range from, e.g., 10 KeV to 200 KeV, depending on the implant species.
  • Ion implantation includes bombarding through UTBB 108 into substrate 102 with ions at angles of approximately 5 degrees to about 75 degrees with respect to a vertical- normal to a major surface of the device. Other angles of attack may also be employed. The parameters of the ion implantation may be adjusted to provide a desired dopant level and depth. In some embodiments, multiple ion implantations may be employed having different doses and energies to provide the desired dopant profile in the well 110. [0027] It should be understood that other techniques for forming well 110 may also be employed. For example, well 110 may be epitaxially grown on the substrate 102 before BOX 104 and SOI layer 106 are formed.
  • a pocket 112 is formed in substrate 102 by implantation such that a p-n junction is formed between pocket 112 and well 110.
  • Pocket implants are formed under BOX layer 104 by doping substrate 102 with opposite doping polarity of the well 110. For example, if the well 110 is doped with a P-type dopant, the pocket 112 is formed by implanting an N-type dopant. The pocket 112 provides for the adjustment of the threshold voltage of the transistors.
  • Formation of pocket 112 may include forming a resist pattern (not shown) to protect portions of the substrate 102 and employing ion implantation to implant dopants into unprotected portions of substrate 102.
  • Dopants may include, e.g., P-type dopants such as Boron, Boron Fluoride, etc., applied at an implant dose range from, e.g., 10 13 /cm 2 to
  • Dopants may also include, e.g., N-type dopants such as Arsenic,
  • Phosphorus, etc. applied at an implant dose range from, e.g., 10 13 /cm 2 to 10 16 /cm 2 , with an implant energy range from, e.g., 10 KeV to 100 KeV, depending on the implant species.
  • Dopant type, energy and dosage are selected such that a p-n junction is formed between pocket 112 and well 110.
  • Ion implantation includes bombarding through UTBB 108 into substrate 102 with ions at angles of approximately 5 degrees to about 75 degrees with respect to a vertical- normal to a major surface of the device. Other angles of attack may also be employed. The parameters of the ion implantation may be adjusted to provide a desired dopant level and depth.
  • Shallow trench isolation (STI) dielectric regions 114 are formed by conventional methods to electrically separate devices and reduce parasitic currents and charge buildup.
  • STI regions 114 may include an oxide, e.g., a silicon oxide. It should be understood that STI regions 114 may be formed before and/or after the formation of well 110 and pocket 112.
  • Electrical defects 116 are formed at or around the interface between well 110 and pocket 112 such that during device operation the defects are located inside the depletion region formed at the p-n junction between the well 110 and pocket 112. Defects 116 cause the p-n junction between well 110 and pocket 112 to be leaky such that, during AC (alternating current) operation, most of the applied voltage drops at the interface of BOX layer 104 and pocket 112. Defects 116 may include end-of-range implant defects and impurities that generate mid-gap states. Other defects are also contemplated. It should be understood that defect formation may be performed at any point during fabrication.
  • Defect density is preferably at a range of, e.g., 10 /cm to 10 /cm .
  • End-of-range (EOR) defects refer to the crystallographic defects formed at or near the interface between an implanted region in a crystalline substrate and the un-implanted region underneath.
  • EOR defects can be formed for example by implanting the substrate with heavy ions such as, e.g., silicon, germanium, xenon, etc. so that crystal defects are formed at a desired depth.
  • heavy ion implantation can be formed at a dose and energy sufficient to amorphize a portion of the substrate and a subsequent thermal annealing such that the amorphized region is recrystallized. Defects are formed at the interface between the recrystallized region and the substrate region underneath.
  • ion implantation with a dose range of, e.g., 10 13 /cm 2 to 10 16 /cm 2 may be sufficient to create EOR defects.
  • the energy is selected based on the ion implant species such that the defects are formed at or near the p-n junction formed between the pocket 112 and well 110.
  • EOR defects are formed at a depth such that they are located inside the depletion region associated with the p-n junction between the pocket 112 and well 110. The presence of the EOR defects enhances the generation-recombination (G-R) rate of electrons and holes inside the depletion region and thus makes the p-n junction leaky.
  • G-R generation-recombination
  • the G-R rate can be enhanced by implanting species that form mid-gap states in the p-n junction.
  • species that form mid-gap states in the p-n junction.
  • metals such as, e.g., iron form mid-gap states in crystalline silicon and enhance the G-R rate.
  • defects are formed in semiconductor structure 100 as part of the ion implantation used to form pocket 112.
  • the parameters (e.g., implant range, implant energy, etc.) of the ion implantation used to form pocket 112 may be adjusted such that defects 116 are formed at the interface between pocket 112 and well 110.
  • Defects can be formed by selecting the energy and dose of the ion implantation species that is used to form the pocket 112. In other embodiments, a separate, typically heavy ion implantation is used but with the same mask used to define the pocket 112. Since defects are formed as part of the pocket implantation, defects 116 are not formed where the pocket is not formed.
  • defects are formed in semiconductor structure 100 as part of a blanket ion implantation.
  • a blanket ion implantation 118 is applied over the substrate 102 to form defects 116.
  • Defects 116 are formed at the interface between pocket 112 and well 110, as well as remaining exposed portions of the substrate 102.
  • Ion implantation 118 is employed such that dopants are applied at an implant dose range from, e.g., 10 13 /cm 2 to 10 16 /cm 2 , with an implant energy range from, e.g., 10 KeV to 200 KeV, depending on the implant species.
  • Ion implantation 118 may implant species such as, e.g., silicon, germanium, xenon, or any other suitable species.
  • Ion implantation includes bombarding through UTBB 108 and pocket 112 with ions at angles of approximately 5 degrees to about 75 degrees with respect to a vertical-normal to a major surface of the device. Other angles of attack may also be employed.
  • the parameters of the ion implantation may be adjusted such that defects 116 are formed at the interface between pocket 112 and well 110. It should be understood that other techniques for forming defects may also be employed.
  • Gate structures 126 are formed over substrate 102.
  • Gate structures 126 include gate electrodes 120 and gate dielectrics 122.
  • the gate electrodes 120 may include any suitable conductive material, e.g., polycrystalline or amorphous silicon, germanium, silicon germanium, a metal (e.g., tungsten, titanium, tantalum, ruthenium, zirconium, cobalt, copper, aluminum, lead, platinum, tin, silver, gold), a conducting metallic compound material (e.g., tantalum nitride, titanium nitride, tungsten silicide, tungsten nitride, ruthenium oxide, cobalt silicide, nickel silicide), carbon nanotube, conductive carbon, or any suitable combination of these materials.
  • the gate electrodes 120 may further comprise dopants that are incorporated during or after deposition.
  • the gate dielectric 122 may include a silicon oxide, silicon nitride, silicon oxynitride, organic dielectric, etc.
  • gate dielectric 122 includes a high dielectric constant material, such as, e.g., metal oxides such as hafnium oxide, hafnium silicon oxide, hafnium silicon oxynitride, lanthanum oxide, lanthanum aluminum oxide, zirconium oxide, zirconium silicon oxide, zirconium silicon oxynitride, tantalum oxide, titanium oxide, barium strontium titanium oxide, barium titanium oxide, strontium titanium oxide, yttrium oxide, aluminum oxide, lead scandium tantalum oxide, lead zinc niobate, any suitable combination of those high-k materials, or any suitable combination of any high-k material with silicon oxide, silicon nitride, and/or silicon oxynitride.
  • metal oxides such as hafnium oxide, hafnium silicon oxide, hafnium silicon oxynitride
  • the gate structures 126 also include spacers 124 formed on sidewalls thereof.
  • the spacers 126 may include a nitride, for example.
  • STI regions 114 reduce parasitic current and charge buildup between devices. Processing of the semiconductor structure 100 may continue, e.g., to form source/drain regions, etc.
  • a parasitic circuit 200 is illustratively depicted in accordance with one embodiment.
  • a parasitic circuit is found between the source/drain terminals of a transistor to the well 110.
  • V ac represents the voltage at the source/drain terminals of a transistor.
  • V BG is the voltage applied to the well 110 and
  • Vbg is the voltage that is present at the interface between the BOX 104 and pocket 112.
  • BOX 104 is represented by capacitor C B ox, which typically has a value of 0.14 ⁇ /cm 2 for a typical BOX thickness of 25 nm and dielectric constant of 3.9, which is dielectric constant of silicon dioxide.
  • the p-n junction between the pocket 112 and well 110 is represented by capacitor Cdiode, which is the depletion capacitor of the p-n junction (diode) and typically has a value of 0.2 ⁇ /cm 2 for typical well doping of 5x1017 cm “ 3 , pocket doping of 5x1018 cm “ 3 and a silicon substrate.
  • the resistor Ri ea kage represents the leakage due to defects 116.
  • the effe tive potential at the backgate, Vb g can be determined as follows:
  • ⁇ 2%fis the angular frequency of the ac signal.
  • the present principles provide for defects 116 formed at the interface of the well 110 and pocket 112 such that the p-n junction is leaky.
  • the equivalent resistance Rieakage that represent the leakage current of the p-n junction is very large such that not all of the backgate voltage V BG appears at the interface between BOX and pocket.
  • a substrate is provided.
  • the substrate preferably includes a first layer formed above a second layer, which are formed in or on the substrate.
  • the first layer includes an ultrathin SOI layer and the second layer includes a thin BOX layer.
  • portions of the substrate are doped such that a well is formed. This may involve, e.g., ion implantation, etc.
  • portions of the substrate are doped such that a pocket is formed underneath the BOX layer.
  • the pocket adjusts the threshold voltage of transistors.
  • the pocket may be formed by, e.g., ion implantation.
  • the well and the pocket are formed such that a p-n junction is formed at the interface between the pocket and the well.
  • STI regions are formed by conventional methods. It is to be understood that STI regions may be formed before and/or after the formation of the well and the pocket.
  • defects are created at an interface between the well and the pocket.
  • the interface is preferably the p-n junction between the well and the pocket.
  • Defects may include end-of-range defects or impurities that generate mid-gap states. Defects cause the p- n junction between the well and the pocket to be leaky, such that during AC operation, most of the applied voltage drops at the interface of the BOX layer and the pocket.
  • defects are created as part of the implantation of the pocket (from step 306). Since defects are formed as part of the pocket implantation, defects are not formed where the pocket is not formed.
  • defects are created by performing a blanket implantation over the substrate. The blanket implantation forms defects at the interface between the pocket and the well, as well as remaining exposed portions of the substrate.
  • additional processing may be performed to, e.g., form gate structures, spacers, source/drain regions, etc.

Landscapes

  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
  • Thin Film Transistor (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)

Abstract

Methods for semiconductor fabrication include forming (304) a well in a semiconductor substrate. A pocket is formed (306) within the well, the pocket having an opposite doping polarity as the well to provide a p-n junction between the well and the pocket. Defects are created (310) at the p-n junction such that a leakage resistance of the p-n junction is decreased.

Description

DEFECTIVE P-N JUNCTION FOR BACKGATED FULLY
DEPLETED SILICON ON INSULATOR MOSFET
BACKGROUND
Technical Field
[0001] The present invention relates to semiconductor fabrication, and more particularly to forming a defective p-n junction for backgated fully depleted silicon on insulator devices.
Description of the Related Art
[0002] In ultrathin fully depleted silicon on insulator (FDSOI) with thin buried oxide (BOX), pocket implants are placed underneath the BOX to adjust the threshold voltage Vt of the transistors. For example, with a BOX thickness of about 25 nm, changing the implant polarity shifts the threshold voltage by about 80 mV. To modulate the threshold voltage of the transistors during operation, a backgate voltage (backbias) is applied. To minimize the area penalty for connecting the backbias, it is applied to a well that is shared by several transistors. For those transistors that have a pocket implant, the backbias is applied to the BOX through a p-n junction that is located in series with the BOX. Since there is no DC current flowing through the p-n junction, in DC operation the backbias drops at the back interface of the BOX. However, during AC operation, there is a capacitive voltage divider formed by the MOS (metal-oxide-semiconductor) capacitor associated with the BOX and the depletion capacitor associated with the p-n junction between the well and pocket such that not all of the voltage drops across the BOX, causing the actual backbias to fluctuate.
SUMMARY
[0003] A method for semiconductor fabrication includes forming a well in a
semiconductor substrate. A pocket is formed within the well, the pocket having an opposite doping polarity as the well to provide a p-n junction between the well and the pocket.
Defects are created at the p-n junction such that a leakage resistance of the p-n junction is decreased.
[0004] A method for semiconductor fabrication includes forming a well in a
semiconductor substrate. A pocket is formed within the well, the pocket having an opposite doping polarity as the well to provide a p-n junction between the well and the pocket, wherein the pocket is formed under an isolation layer of the semiconductor substrate.
Defects are created at the p-n junction such that a leakage resistance of the p-n junction is decreased, wherein the defects are created as part of a same implantation used to form the pocket.
[0005] A semiconductor device includes a semiconductor substrate having a well formed therein. A pocket is formed within the well, the pocketing having an opposite doping polarity as the well to provide a p-n junction between the well and the pocket. Defects are created at the p-n junction such that a leakage resistance of the p-n junction is decreased.
[0006] These and other features and advantages will become apparent from the following detailed description of illustrative embodiments thereof, which is to be read in connection with the accompanying drawings.
BRIEF DESCRIPTION OF DRAWINGS
[0007] The disclosure will provide details in the following description of preferred embodiments with reference to the following figures wherein:
[0008] FIG. 1 is a cross-sectional view of a semiconductor device having a semiconductor- on-insulator layer formed over a buried oxide (BOX) layer, in accordance with one illustrative embodiment;
[0009] FIG. 2 is a cross-sectional view of a semiconductor device after formation of a well, a pocket and shallow trench isolation regions, in accordance with one illustrative embodiment;
[0010] FIG. 3 is a cross-sectional view of a semiconductor device having defects at the intersection of the pocket and the well, formed as part of a same implantation used to form the pocket, in accordance with one illustrative embodiment;
[0011] FIG. 4 is a cross-sectional view of a semiconductor device having defects at the intersection of the pocket and the well, formed during a separate blanket implantation, in accordance with one illustrative embodiment;
[0012] FIG. 5 is a cross-sectional view of a semiconductor device having defects at the intersection of the pocket and the well, with gate structures formed above the substrate, in accordance with one illustrative embodiment; and
[0013] FIG. 6 is a schematic circuit diagram showing the voltage divider formed between the applied backgate voltage VBG and the voltage seen at the interface between the semiconductor on insulator (SOI) layer and BOX.
[0014] FIG. 7 is a block/flow diagram showing a system/method for forming defects at the intersection of a pocket and well, in accordance with one illustrative embodiment. DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS
[0015] In accordance with the present principles, methods and semiconductor devices are provided for a defective p-n junction for backgated fully depleted semiconductor-on- insulator (FDSOI) MOSFETs (metal-oxide-semiconductor field-effect transistor). The FDSOI includes a well and a pocket formed within the well. Defects are formed at the interface between the well and the pocket. Preferably, the interface includes a p-n junction. The defects may include end-of-range implant defects or impurities that generate mid-gap states. In one embodiment, the defects are formed as part of a same implantation used to form the pocket. In another embodiment, the defects are formed by a separate blanket implantation.
[0016] One advantage of the present principles is that defects are formed at the interface between the pocket and the well such that the junction is leaky. During AC (alternating current) operation, most of the applied voltage drops at the buried oxide interface.
[0017] It is to be understood that the present invention will be described in terms of a given illustrative architecture having a wafer; however, other architectures, structures, substrate materials and process features and steps may be varied within the scope of the present invention.
[0018] It will also be understood that when an element such as a layer, region or substrate is referred to as being "on" or "over" another element, it can be directly on the other element or intervening elements may also be present. In contrast, when an element is referred to as being "directly on" or "directly over" another element, there are no intervening elements present. It will also be understood that when an element is referred to as being "connected" or "coupled" to another element, it can be directly connected or coupled to the other element or intervening elements may be present. In contrast, when an element is referred to as being "directly connected" or "directly coupled" to another element, there are no intervening elements present.
[0019] A design for an integrated circuit chip may be created in a graphical computer programming language, and stored in a computer storage medium (such as a disk, tape, physical hard drive, or virtual hard drive such as in a storage access network). If the designer does not fabricate chips or the photolithographic masks used to fabricate chips, the designer may transmit the resulting design by physical means (e.g., by providing a copy of the storage medium storing the design) or electronically (e.g., through the Internet) to such entities, directly or indirectly. The stored design is then converted into the appropriate format (e.g., GDSII) for the fabrication of photolithographic masks, which typically include multiple copies of the chip design in question that are to be formed on a wafer. The photolithographic masks are utilized to define areas of the wafer (and/or the layers thereon) to be etched or otherwise processed.
[0020] Reference in the specification to "one embodiment" or "an embodiment" of the present principles, as well as other variations thereof, means that a particular feature, structure, characteristic, and so forth described in connection with the embodiment is included in at least one embodiment of the present principles. Thus, the appearances of the phrase "in one embodiment" or "in an embodiment", as well any other variations, appearing in various places throughout the specification are not necessarily all referring to the same embodiment.
[0021] It is to be appreciated that the use of any of the following "/", "and/or", and "at least one of, for example, in the cases of "A/B", "A and/or B" and "at least one of A and B", is intended to encompass the selection of the first listed option (A) only, or the selection of the second listed option (B) only, or the selection of both options (A and B). As a further example, in the cases of "A, B, and/or C" and "at least one of A, B, and C", such phrasing is intended to encompass the selection of the first listed option (A) only, or the selection of the second listed option (B) only, or the selection of the third listed option (C) only, or the selection of the first and the second listed options (A and B) only, or the selection of the first and third listed options (A and C) only, or the selection of the second and third listed options (B and C) only, or the selection of all three options (A and B and C). This may be extended, as readily apparent by one of ordinary skill in this and related arts, for as many items listed.
[0022] Methods as described herein may be used in the fabrication of integrated circuit chips. The resulting integrated circuit chips can be distributed by the fabricator in raw wafer form (that is, as a single wafer that has multiple unpackaged chips), as a bare die, or in a packaged form. In the latter case the chip is mounted in a single chip package (such as a plastic carrier, with leads that are affixed to a motherboard or other higher level carrier) or in a multichip package (such as a ceramic carrier that has either or both surface interconnections or buried interconnections). In any case, the chip is then integrated with other chips, discrete circuit elements, and/or other signal processing devices as part of either (a) an intermediate product, such as a motherboard, or (b) an end product. The end product can be any product that includes integrated circuit chips, ranging from toys and other low-end applications to advanced computer products having a display, a keyboard or other input device, and a central processor.
[0023] Referring now to the drawings in which like numerals represent the same or similar elements and initially to FIG. 1, a semiconductor structure 100 is illustratively depicted in accordance with one embodiment. The semiconductor structure 100 is formed in a semiconductor substrate 102, which may include bulk silicon, monocrystalline silicon, germanium, gallium arsenide, or any other suitable material or combination of materials. Substrate 102 preferably includes a buried oxide (BOX) layer 104 and semiconductor-on- insulator (SOI) layer 106 formed in or on the substrate 102.
[0024] BOX layer 102 and SOI layer 106 may form an ultrathin body and BOX (UTBB) 108, also referred to an ultrathin fully depleted SOI (FDSOI) layer with thin BOX layer. BOX layer 104 is preferably a thin BOX layer, e.g., at or about 10-50 nm, but may also include other thicknesses (e.g., ultrathin, etc.). BOX layer 104 may include silicon dioxide, silicon nitride, or any other suitable dielectric material. SOI layer 106 is preferably an ultrathin SOI layer, e.g., at or about 2-10 nm, but may also include other thicknesses. SOI layer 106 may include any suitable semiconductor such as, e.g., silicon, germanium, silicon germanium, a group III-V semiconductor such as, e.g., gallium arsenide, a group II-VI semiconductor, etc. In some embodiments, the semiconductor structure 100 further comprises other features or structures that are formed in previous process steps.
[0025] Referring now to FIG. 2, processing of the semiconductor structure 100 continues. Well 110 is formed in substrate 102 by doping portions of substrate 102. In one
embodiment, formation of well 110 may include forming a resist pattern (not shown) to protect portions of the substrate 102. Substrate 102 undergoes ion implantation to implant dopants into unprotected portions of substrate 102. Dopants may include, e.g., P-type dopants such as Boron, Boron Fluoride, etc. to form a p-well, applied at an implant dose range from, e.g., 1013/cm2 to 1016/cm2, with an implant energy range from, e.g., 2 KeV to 200 KeV, depending on the implant species. Dopants may also include, e.g., N-type dopants such as Arsenic, Phosphorus, etc. to form an n-well, applied at an implant dose range from, e.g., 1013/cm2 to 1016/cm2, with an implant energy range from, e.g., 10 KeV to 200 KeV, depending on the implant species.
[0026] Ion implantation includes bombarding through UTBB 108 into substrate 102 with ions at angles of approximately 5 degrees to about 75 degrees with respect to a vertical- normal to a major surface of the device. Other angles of attack may also be employed. The parameters of the ion implantation may be adjusted to provide a desired dopant level and depth. In some embodiments, multiple ion implantations may be employed having different doses and energies to provide the desired dopant profile in the well 110. [0027] It should be understood that other techniques for forming well 110 may also be employed. For example, well 110 may be epitaxially grown on the substrate 102 before BOX 104 and SOI layer 106 are formed.
[0028] A pocket 112 is formed in substrate 102 by implantation such that a p-n junction is formed between pocket 112 and well 110. Pocket implants are formed under BOX layer 104 by doping substrate 102 with opposite doping polarity of the well 110. For example, if the well 110 is doped with a P-type dopant, the pocket 112 is formed by implanting an N-type dopant. The pocket 112 provides for the adjustment of the threshold voltage of the transistors.
[0029] Formation of pocket 112 may include forming a resist pattern (not shown) to protect portions of the substrate 102 and employing ion implantation to implant dopants into unprotected portions of substrate 102. Dopants may include, e.g., P-type dopants such as Boron, Boron Fluoride, etc., applied at an implant dose range from, e.g., 1013/cm2 to
10 16 /cm 2 , with an implant energy range from, e.g., 5 KeV to 100 KeV, depending on the implant species. Dopants may also include, e.g., N-type dopants such as Arsenic,
Phosphorus, etc., applied at an implant dose range from, e.g., 1013/cm2 to 1016/cm2, with an implant energy range from, e.g., 10 KeV to 100 KeV, depending on the implant species. Dopant type, energy and dosage are selected such that a p-n junction is formed between pocket 112 and well 110.
[0030] Ion implantation includes bombarding through UTBB 108 into substrate 102 with ions at angles of approximately 5 degrees to about 75 degrees with respect to a vertical- normal to a major surface of the device. Other angles of attack may also be employed. The parameters of the ion implantation may be adjusted to provide a desired dopant level and depth.
[0031] Shallow trench isolation (STI) dielectric regions 114 are formed by conventional methods to electrically separate devices and reduce parasitic currents and charge buildup. STI regions 114 may include an oxide, e.g., a silicon oxide. It should be understood that STI regions 114 may be formed before and/or after the formation of well 110 and pocket 112.
[0032] Electrical defects 116 (shown in FIGs. 3 and 4) are formed at or around the interface between well 110 and pocket 112 such that during device operation the defects are located inside the depletion region formed at the p-n junction between the well 110 and pocket 112. Defects 116 cause the p-n junction between well 110 and pocket 112 to be leaky such that, during AC (alternating current) operation, most of the applied voltage drops at the interface of BOX layer 104 and pocket 112. Defects 116 may include end-of-range implant defects and impurities that generate mid-gap states. Other defects are also contemplated. It should be understood that defect formation may be performed at any point during fabrication.
12 2 14 2
Defect density is preferably at a range of, e.g., 10 /cm to 10 /cm .
[0033] End-of-range (EOR) defects refer to the crystallographic defects formed at or near the interface between an implanted region in a crystalline substrate and the un-implanted region underneath. EOR defects can be formed for example by implanting the substrate with heavy ions such as, e.g., silicon, germanium, xenon, etc. so that crystal defects are formed at a desired depth. Alternatively, heavy ion implantation can be formed at a dose and energy sufficient to amorphize a portion of the substrate and a subsequent thermal annealing such that the amorphized region is recrystallized. Defects are formed at the interface between the recrystallized region and the substrate region underneath.
[0034] Typically, ion implantation with a dose range of, e.g., 1013/cm2 to 1016/cm2 may be sufficient to create EOR defects. The energy is selected based on the ion implant species such that the defects are formed at or near the p-n junction formed between the pocket 112 and well 110. EOR defects are formed at a depth such that they are located inside the depletion region associated with the p-n junction between the pocket 112 and well 110. The presence of the EOR defects enhances the generation-recombination (G-R) rate of electrons and holes inside the depletion region and thus makes the p-n junction leaky.
[0035] In other embodiments, the G-R rate can be enhanced by implanting species that form mid-gap states in the p-n junction. For example, metals such as, e.g., iron form mid-gap states in crystalline silicon and enhance the G-R rate.
[0036] Referring now to FIG. 3, in accordance with one embodiment, defects are formed in semiconductor structure 100 as part of the ion implantation used to form pocket 112. The parameters (e.g., implant range, implant energy, etc.) of the ion implantation used to form pocket 112 may be adjusted such that defects 116 are formed at the interface between pocket 112 and well 110. Defects can be formed by selecting the energy and dose of the ion implantation species that is used to form the pocket 112. In other embodiments, a separate, typically heavy ion implantation is used but with the same mask used to define the pocket 112. Since defects are formed as part of the pocket implantation, defects 116 are not formed where the pocket is not formed.
[0037] Referring now to FIG. 4, in accordance with another embodiment, defects are formed in semiconductor structure 100 as part of a blanket ion implantation. A blanket ion implantation 118 is applied over the substrate 102 to form defects 116. Defects 116 are formed at the interface between pocket 112 and well 110, as well as remaining exposed portions of the substrate 102.
[0038] Ion implantation 118 is employed such that dopants are applied at an implant dose range from, e.g., 1013/cm2 to 1016/cm2, with an implant energy range from, e.g., 10 KeV to 200 KeV, depending on the implant species. Ion implantation 118 may implant species such as, e.g., silicon, germanium, xenon, or any other suitable species. Ion implantation includes bombarding through UTBB 108 and pocket 112 with ions at angles of approximately 5 degrees to about 75 degrees with respect to a vertical-normal to a major surface of the device. Other angles of attack may also be employed. The parameters of the ion implantation may be adjusted such that defects 116 are formed at the interface between pocket 112 and well 110. It should be understood that other techniques for forming defects may also be employed.
[0039] Referring now to FIG. 5, processing of the semiconductor device shown in FIG. 3 is continued. Gate structures 126 are formed over substrate 102. Gate structures 126 include gate electrodes 120 and gate dielectrics 122. The gate electrodes 120 may include any suitable conductive material, e.g., polycrystalline or amorphous silicon, germanium, silicon germanium, a metal (e.g., tungsten, titanium, tantalum, ruthenium, zirconium, cobalt, copper, aluminum, lead, platinum, tin, silver, gold), a conducting metallic compound material (e.g., tantalum nitride, titanium nitride, tungsten silicide, tungsten nitride, ruthenium oxide, cobalt silicide, nickel silicide), carbon nanotube, conductive carbon, or any suitable combination of these materials. The gate electrodes 120 may further comprise dopants that are incorporated during or after deposition.
[0040] The gate dielectric 122 may include a silicon oxide, silicon nitride, silicon oxynitride, organic dielectric, etc. In a preferred embodiment, gate dielectric 122 includes a high dielectric constant material, such as, e.g., metal oxides such as hafnium oxide, hafnium silicon oxide, hafnium silicon oxynitride, lanthanum oxide, lanthanum aluminum oxide, zirconium oxide, zirconium silicon oxide, zirconium silicon oxynitride, tantalum oxide, titanium oxide, barium strontium titanium oxide, barium titanium oxide, strontium titanium oxide, yttrium oxide, aluminum oxide, lead scandium tantalum oxide, lead zinc niobate, any suitable combination of those high-k materials, or any suitable combination of any high-k material with silicon oxide, silicon nitride, and/or silicon oxynitride.
[0041] The gate structures 126 also include spacers 124 formed on sidewalls thereof. The spacers 126 may include a nitride, for example. STI regions 114 reduce parasitic current and charge buildup between devices. Processing of the semiconductor structure 100 may continue, e.g., to form source/drain regions, etc.
[0042] Referring now to FIG. 6, with continued reference to FIG. 5, a parasitic circuit 200 is illustratively depicted in accordance with one embodiment. A parasitic circuit is found between the source/drain terminals of a transistor to the well 110. Vac represents the voltage at the source/drain terminals of a transistor. VBG is the voltage applied to the well 110 and Vbg is the voltage that is present at the interface between the BOX 104 and pocket 112. BOX 104 is represented by capacitor CBox, which typically has a value of 0.14 μΡ/cm2 for a typical BOX thickness of 25 nm and dielectric constant of 3.9, which is dielectric constant of silicon dioxide. The p-n junction between the pocket 112 and well 110 is represented by capacitor Cdiode, which is the depletion capacitor of the p-n junction (diode) and typically has a value of 0.2 μΡ/cm 2 for typical well doping of 5x1017 cm" 3 , pocket doping of 5x1018 cm" 3 and a silicon substrate. The resistor Rieakage represents the leakage due to defects 116. Thus, the effe tive potential at the backgate, Vbg, can be determined as follows:
Figure imgf000011_0001
where ω = 2%fis the angular frequency of the ac signal.
[0043] The present principles provide for defects 116 formed at the interface of the well 110 and pocket 112 such that the p-n junction is leaky. In conventional approaches, where the p-n junction is not leaky, the equivalent resistance Rieakage that represent the leakage current of the p-n junction is very large such that not all of the backgate voltage VBG appears at the interface between BOX and pocket.
[0044] By making the p-n junction between the well 110 and pocket 112 leaky, Rieakage becomes small and the voltage divider, illustrated in equation (1), is changed from
conventional approaches so that most of the AC signal drops on the back of the BOX 104. In the case where Rieakage is very small, Vbg = VBG-
[0045] Referring now to FIG. 7, a block/flow diagram showing a method for fabricating a semiconductor device 300 is illustratively depicted in accordance with one embodiment. In block 302, a substrate is provided. The substrate preferably includes a first layer formed above a second layer, which are formed in or on the substrate. In a preferred embodiment, the first layer includes an ultrathin SOI layer and the second layer includes a thin BOX layer.
[0046] In block 304, portions of the substrate are doped such that a well is formed. This may involve, e.g., ion implantation, etc. In block 306, portions of the substrate are doped such that a pocket is formed underneath the BOX layer. The pocket adjusts the threshold voltage of transistors. The pocket may be formed by, e.g., ion implantation. The well and the pocket are formed such that a p-n junction is formed at the interface between the pocket and the well. In block 308, STI regions are formed by conventional methods. It is to be understood that STI regions may be formed before and/or after the formation of the well and the pocket.
[0047] In block 310, defects are created at an interface between the well and the pocket. The interface is preferably the p-n junction between the well and the pocket. Defects may include end-of-range defects or impurities that generate mid-gap states. Defects cause the p- n junction between the well and the pocket to be leaky, such that during AC operation, most of the applied voltage drops at the interface of the BOX layer and the pocket.
[0048] In block 312, defects are created as part of the implantation of the pocket (from step 306). Since defects are formed as part of the pocket implantation, defects are not formed where the pocket is not formed. In block 314, defects are created by performing a blanket implantation over the substrate. The blanket implantation forms defects at the interface between the pocket and the well, as well as remaining exposed portions of the substrate.
[0049] In block 315, additional processing may be performed to, e.g., form gate structures, spacers, source/drain regions, etc.
[0050] Having described preferred embodiments of a system and method for defective p-n junction for backgated fully depleted silicon on insulator MOSFET (which are intended to be illustrative and not limiting), it is noted that modifications and variations can be made by persons skilled in the art in light of the above teachings. It is therefore to be understood that changes may be made in the particular embodiments disclosed which are within the scope of the invention as outlined by the appended claims. Having thus described aspects of the invention, with the details and particularity required by the patent laws, what is claimed and desired protected by Letters Patent is set forth in the appended claims.

Claims

WHAT IS CLAIMED IS:
1. A method for semiconductor fabrication, comprising:
forming (304) a well in a semiconductor substrate;
forming (306) a pocket within the well, the pocket having an opposite doping polarity as the well to provide a p-n junction between the well and the pocket;
creating (310) defects at the p-n junction such that a leakage resistance of the p-n junction is decreased.
2. The method as recited in claim 1, wherein creating defects includes creating (312) defects as part of a same implantation used to form the pocket.
3. The method as recited in claim 1, wherein creating defects (310) includes using a same mask used to form the pocket to apply a separate implantation.
4. The method as recited in claim 1, wherein creating defects includes performing (314) a blanket implantation over the substrate.
5. The method as recited in claim 1, wherein the defects include end-of-range implant defects.
6. The method as recited in claim 1, wherein the defects include impurities that generate mid-gap states.
7. The method as recited in claim 1, wherein creating defects (310) includes creating defects inside a depletion region associated with the p-n junction.
8. The method as recited in claim 1, wherein the semiconductor substrate includes a silicon-on-insulator (SOI) layer formed over a buried oxide (BOX) layer.
9. The method as recited in claim 8, wherein the pocket is formed under the BOX layer.
10. A method for semiconductor fabrication, comprising: forming (304) a well in a semiconductor substrate;
forming (306) a pocket within the well, the pocket having an opposite doping polarity as the well to provide a p-n junction between the well and the pocket, wherein the pocket is formed under an isolation layer of the semiconductor substrate;
creating (310) defects at the p-n junction such that a leakage resistance of the p-n junction is decreased, wherein the defects are created as part of a same implantation used to form the pocket.
11. The method as recited in claim 10, wherein the same implantation includes using a same mask used to form the pocket.
12. The method as recited in claim 10, wherein the defects include end-of-range implant defects.
13. The method as recited in claim 10, wherein the defects include impurities that generate mid-gap states.
14. The method as recited in claim 10, wherein creating (310) defects includes creating defects inside a depletion region associated with the p-n junction.
15. The method as recited in claim 10, wherein the isolation layer includes a buried oxide (BOX) layer and the semiconductor substrate includes a silicon-on-insulator (SOI) layer formed over the BOX layer.
16. A semiconductor device, comprising:
a semiconductor substrate (102) having a well (110) formed therein;
a pocket (112) formed within the well, the pocketing having an opposite doping polarity as the well to provide a p-n junction between the well and the pocket; and
defects (116) created at the p-n junction such that a leakage resistance of the p-n junction is decreased.
17. The semiconductor device as recited in claim 16, wherein defects (116) are created inside a depletion region associated with the p-n junction.
18. The semiconductor device as recited in claim 16, wherein the semiconductor substrate (102) includes a semiconductor-on- insulator (SOI) layer formed over a buried oxide (BOX) layer.
19. The semiconductor device as recited in claim 18, wherein the pocket (112) is formed under the BOX layer.
20. The semiconductor device as recited in claim 18, wherein the SOI layer includes an ultrathin SOI layer.
PCT/US2014/033477 2013-04-19 2014-04-09 Defective p-n junction for backgated fully depleted silicon on insulator mosfet Ceased WO2014172159A1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US13/866,077 US8969966B2 (en) 2013-04-19 2013-04-19 Defective P-N junction for backgated fully depleted silicon on insulator MOSFET
US13/866,077 2013-04-19

Publications (2)

Publication Number Publication Date
WO2014172159A1 true WO2014172159A1 (en) 2014-10-23
WO2014172159A8 WO2014172159A8 (en) 2014-11-13

Family

ID=51728401

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2014/033477 Ceased WO2014172159A1 (en) 2013-04-19 2014-04-09 Defective p-n junction for backgated fully depleted silicon on insulator mosfet

Country Status (2)

Country Link
US (2) US8969966B2 (en)
WO (1) WO2014172159A1 (en)

Families Citing this family (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI814461B (en) 2014-06-18 2023-09-01 愛爾蘭商艾克斯展示公司技術有限公司 Micro assembled led displays and lighting elements
US9799719B2 (en) 2014-09-25 2017-10-24 X-Celeprint Limited Active-matrix touchscreen
US9991163B2 (en) 2014-09-25 2018-06-05 X-Celeprint Limited Small-aperture-ratio display with electrical component
US9871345B2 (en) 2015-06-09 2018-01-16 X-Celeprint Limited Crystalline color-conversion device
US10133426B2 (en) 2015-06-18 2018-11-20 X-Celeprint Limited Display with micro-LED front light
US11061276B2 (en) 2015-06-18 2021-07-13 X Display Company Technology Limited Laser array display
US10380930B2 (en) 2015-08-24 2019-08-13 X-Celeprint Limited Heterogeneous light emitter display system
US10230048B2 (en) 2015-09-29 2019-03-12 X-Celeprint Limited OLEDs for micro transfer printing
US10066819B2 (en) * 2015-12-09 2018-09-04 X-Celeprint Limited Micro-light-emitting diode backlight system
US10193025B2 (en) 2016-02-29 2019-01-29 X-Celeprint Limited Inorganic LED pixel structure
US10153256B2 (en) 2016-03-03 2018-12-11 X-Celeprint Limited Micro-transfer printable electronic component
US10153257B2 (en) 2016-03-03 2018-12-11 X-Celeprint Limited Micro-printed display
US10008483B2 (en) 2016-04-05 2018-06-26 X-Celeprint Limited Micro-transfer printed LED and color filter structure
US10199546B2 (en) 2016-04-05 2019-02-05 X-Celeprint Limited Color-filter device
US9997501B2 (en) 2016-06-01 2018-06-12 X-Celeprint Limited Micro-transfer-printed light-emitting diode device
US11137641B2 (en) 2016-06-10 2021-10-05 X Display Company Technology Limited LED structure with polarized light emission
US11664491B2 (en) * 2016-09-06 2023-05-30 Johnson Matthey Plc Anode for an electrochemical cell
US9980341B2 (en) 2016-09-22 2018-05-22 X-Celeprint Limited Multi-LED components
US10782002B2 (en) 2016-10-28 2020-09-22 X Display Company Technology Limited LED optical components
US10347168B2 (en) 2016-11-10 2019-07-09 X-Celeprint Limited Spatially dithered high-resolution
US20230238385A1 (en) * 2022-01-27 2023-07-27 Skyworks Solutions, Inc. Silicon-on-insulator substrate processing for transistor enhancement
US12272299B1 (en) 2023-10-06 2025-04-08 Globalfoundries U.S. Inc. Compact memory-in-pixel display structure

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4956311A (en) * 1989-06-27 1990-09-11 National Semiconductor Corporation Double-diffused drain CMOS process using a counterdoping technique
US7521776B2 (en) * 2006-12-29 2009-04-21 International Business Machines Corporation Soft error reduction of CMOS circuits on substrates with hybrid crystal orientation using buried recombination centers
US20110115021A1 (en) * 2009-11-16 2011-05-19 International Business Machines Corporation Isolation structures for soi devices with ultrathin soi and ultrathin box
US8067804B2 (en) * 2004-10-18 2011-11-29 Renesas Electronics Corporation Semiconductor device having an SOI structure, manufacturing method thereof, and memory circuit

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6414340B1 (en) 1999-11-04 2002-07-02 Raytheon Company Field effect transistor and method for making the same
US6395587B1 (en) 2000-02-11 2002-05-28 International Business Machines Corporation Fully amorphized source/drain for leaky junctions
JP2002246600A (en) 2001-02-13 2002-08-30 Mitsubishi Electric Corp Semiconductor device and manufacturing method thereof
US7899421B2 (en) 2005-09-21 2011-03-01 Broadcom Corporation Double search algorithm of user group selection for multiuser MIMO downlink transmission
DE102006019937B4 (en) 2006-04-28 2010-11-25 Advanced Micro Devices, Inc., Sunnyvale Method for producing an SOI transistor with embedded deformation layer and a reduced effect of the potential-free body
US7943997B2 (en) 2008-04-17 2011-05-17 International Business Machines Corporation Fully-depleted low-body doping field effect transistor (FET) with reverse short channel effects (SCE) induced by self-aligned edge back-gate(s)
KR101525498B1 (en) * 2008-12-04 2015-06-03 삼성전자주식회사 Semiconductor device and method of fabricating the same
US8431994B2 (en) 2010-03-16 2013-04-30 International Business Machines Corporation Thin-BOX metal backgate extremely thin SOI device
US9178070B2 (en) 2010-11-30 2015-11-03 Institute of Microelectronics, Chinese Academy of Sciences Semiconductor structure and method for manufacturing the same

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4956311A (en) * 1989-06-27 1990-09-11 National Semiconductor Corporation Double-diffused drain CMOS process using a counterdoping technique
US8067804B2 (en) * 2004-10-18 2011-11-29 Renesas Electronics Corporation Semiconductor device having an SOI structure, manufacturing method thereof, and memory circuit
US7521776B2 (en) * 2006-12-29 2009-04-21 International Business Machines Corporation Soft error reduction of CMOS circuits on substrates with hybrid crystal orientation using buried recombination centers
US20110115021A1 (en) * 2009-11-16 2011-05-19 International Business Machines Corporation Isolation structures for soi devices with ultrathin soi and ultrathin box

Also Published As

Publication number Publication date
WO2014172159A8 (en) 2014-11-13
US20150179453A1 (en) 2015-06-25
US20140312461A1 (en) 2014-10-23
US8969966B2 (en) 2015-03-03
US9373507B2 (en) 2016-06-21

Similar Documents

Publication Publication Date Title
US9373507B2 (en) Defective P-N junction for backgated fully depleted silicon on insulator mosfet
US8361872B2 (en) High performance low power bulk FET device and method of manufacture
JP6371822B2 (en) Semiconductor chip
US9633911B2 (en) Simplified multi-threshold voltage scheme for fully depleted SOI MOSFETs
US8525263B2 (en) Programmable high-k/metal gate memory device
US10510617B2 (en) CMOS VFET contacts with trench solid and liquid phase epitaxy
US5998848A (en) Depleted poly-silicon edged MOSFET structure and method
CN102804387B (en) Thin SOI device of thin BOX metal backing grid and preparation method thereof
US10854729B2 (en) Method to reduce etch variation using ion implantation
EP0697740A2 (en) Low threshold voltage, high performance junction transistor
US9142564B2 (en) Pseudo butted junction structure for back plane connection
TW201205812A (en) Advanced transistors with threshold voltage set dopant structures
US9190485B2 (en) Fluctuation resistant FDSOI transistor with implanted subchannel
US9991300B2 (en) Buried channel deeply depleted channel transistor
US20130149829A1 (en) Dual nsd implants for reduced rsd in an nmos transistor
US20090170269A1 (en) High voltage mosfet devices containing tip compensation implant
US9972721B1 (en) Thick FDSOI source-drain improvement
US8835997B2 (en) Low extension dose implants in SRAM fabrication
EP1790002B1 (en) Method of manufacturing a semiconductor device
US20150214116A1 (en) Low leakage pmos transistor
KR100763230B1 (en) Investment well for semiconductor devices
US20150255289A1 (en) Method for manufacturing a semiconductor structure
US9741672B2 (en) Preventing unauthorized use of integrated circuits for radiation-hard applications

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 14785544

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 14785544

Country of ref document: EP

Kind code of ref document: A1