WO2013074109A2 - Monolithic de/dc power management module with surface fet - Google Patents
Monolithic de/dc power management module with surface fet Download PDFInfo
- Publication number
- WO2013074109A2 WO2013074109A2 PCT/US2011/061304 US2011061304W WO2013074109A2 WO 2013074109 A2 WO2013074109 A2 WO 2013074109A2 US 2011061304 W US2011061304 W US 2011061304W WO 2013074109 A2 WO2013074109 A2 WO 2013074109A2
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- converter
- inductor
- fet
- magnetic core
- amorphous silica
- Prior art date
Links
- 239000004065 semiconductor Substances 0.000 claims abstract description 60
- 238000004804 winding Methods 0.000 claims abstract description 53
- 230000005291 magnetic effect Effects 0.000 claims abstract description 50
- 239000000758 substrate Substances 0.000 claims abstract description 36
- 239000011162 core material Substances 0.000 claims description 60
- 239000000463 material Substances 0.000 claims description 42
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 24
- 239000003990 capacitor Substances 0.000 claims description 22
- 239000000919 ceramic Substances 0.000 claims description 21
- 230000035699 permeability Effects 0.000 claims description 18
- 239000004020 conductor Substances 0.000 claims description 14
- 229910052710 silicon Inorganic materials 0.000 claims description 6
- 239000010703 silicon Substances 0.000 claims description 6
- 150000001875 compounds Chemical class 0.000 claims description 4
- 239000011248 coating agent Substances 0.000 claims description 2
- 238000000576 coating method Methods 0.000 claims description 2
- 238000000034 method Methods 0.000 description 36
- 230000036961 partial effect Effects 0.000 description 18
- 238000004891 communication Methods 0.000 description 17
- 238000000151 deposition Methods 0.000 description 13
- 238000004519 manufacturing process Methods 0.000 description 13
- 238000013461 design Methods 0.000 description 11
- 239000003989 dielectric material Substances 0.000 description 11
- 230000004907 flux Effects 0.000 description 10
- 239000002184 metal Substances 0.000 description 8
- 235000012431 wafers Nutrition 0.000 description 8
- 229910052751 metal Inorganic materials 0.000 description 7
- 239000000126 substance Substances 0.000 description 7
- 239000000203 mixture Substances 0.000 description 6
- 230000007246 mechanism Effects 0.000 description 5
- 239000002243 precursor Substances 0.000 description 5
- 230000008569 process Effects 0.000 description 5
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 4
- 230000008901 benefit Effects 0.000 description 4
- 230000015556 catabolic process Effects 0.000 description 4
- 230000001143 conditioned effect Effects 0.000 description 4
- 238000010276 construction Methods 0.000 description 4
- 238000010586 diagram Methods 0.000 description 3
- 238000006073 displacement reaction Methods 0.000 description 3
- 230000006872 improvement Effects 0.000 description 3
- 230000010354 integration Effects 0.000 description 3
- 239000007788 liquid Substances 0.000 description 3
- 239000012705 liquid precursor Substances 0.000 description 3
- 238000004151 rapid thermal annealing Methods 0.000 description 3
- 239000007787 solid Substances 0.000 description 3
- 238000005507 spraying Methods 0.000 description 3
- 229910000601 superalloy Inorganic materials 0.000 description 3
- 229910000859 α-Fe Inorganic materials 0.000 description 3
- 239000004215 Carbon black (E152) Substances 0.000 description 2
- 229910045601 alloy Inorganic materials 0.000 description 2
- 239000000956 alloy Substances 0.000 description 2
- 238000000137 annealing Methods 0.000 description 2
- 230000000712 assembly Effects 0.000 description 2
- 238000000429 assembly Methods 0.000 description 2
- 229910010293 ceramic material Inorganic materials 0.000 description 2
- 238000005234 chemical deposition Methods 0.000 description 2
- 239000002131 composite material Substances 0.000 description 2
- 239000010949 copper Substances 0.000 description 2
- 230000007547 defect Effects 0.000 description 2
- 230000008021 deposition Effects 0.000 description 2
- 238000011161 development Methods 0.000 description 2
- 230000005669 field effect Effects 0.000 description 2
- 229930195733 hydrocarbon Natural products 0.000 description 2
- 150000002430 hydrocarbons Chemical class 0.000 description 2
- 239000012212 insulator Substances 0.000 description 2
- 239000000395 magnesium oxide Substances 0.000 description 2
- CPLXHLVBOLITMK-UHFFFAOYSA-N magnesium oxide Inorganic materials [Mg]=O CPLXHLVBOLITMK-UHFFFAOYSA-N 0.000 description 2
- AXZKOIWUVFPNLO-UHFFFAOYSA-N magnesium;oxygen(2-) Chemical compound [O-2].[Mg+2] AXZKOIWUVFPNLO-UHFFFAOYSA-N 0.000 description 2
- 239000000696 magnetic material Substances 0.000 description 2
- 230000000737 periodic effect Effects 0.000 description 2
- 239000000843 powder Substances 0.000 description 2
- 238000012545 processing Methods 0.000 description 2
- 229910052721 tungsten Inorganic materials 0.000 description 2
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 description 1
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 1
- QPLDLSVMHZLSFG-UHFFFAOYSA-N Copper oxide Chemical compound [Cu]=O QPLDLSVMHZLSFG-UHFFFAOYSA-N 0.000 description 1
- 239000005751 Copper oxide Substances 0.000 description 1
- 229910005540 GaP Inorganic materials 0.000 description 1
- JMASRVWKEDWRBT-UHFFFAOYSA-N Gallium nitride Chemical compound [Ga]#N JMASRVWKEDWRBT-UHFFFAOYSA-N 0.000 description 1
- 229910001374 Invar Inorganic materials 0.000 description 1
- ZOKXTWBITQBERF-UHFFFAOYSA-N Molybdenum Chemical compound [Mo] ZOKXTWBITQBERF-UHFFFAOYSA-N 0.000 description 1
- XLOMVQKBTHCTTD-UHFFFAOYSA-N Zinc monoxide Chemical compound [Zn]=O XLOMVQKBTHCTTD-UHFFFAOYSA-N 0.000 description 1
- 239000002253 acid Substances 0.000 description 1
- 239000000853 adhesive Substances 0.000 description 1
- 230000001070 adhesive effect Effects 0.000 description 1
- 230000002411 adverse Effects 0.000 description 1
- 230000009286 beneficial effect Effects 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 230000000295 complement effect Effects 0.000 description 1
- 239000012141 concentrate Substances 0.000 description 1
- 230000003750 conditioning effect Effects 0.000 description 1
- 229910052802 copper Inorganic materials 0.000 description 1
- 229910000431 copper oxide Inorganic materials 0.000 description 1
- 230000008878 coupling Effects 0.000 description 1
- 238000010168 coupling process Methods 0.000 description 1
- 238000005859 coupling reaction Methods 0.000 description 1
- 238000000354 decomposition reaction Methods 0.000 description 1
- 238000009826 distribution Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 230000005293 ferrimagnetic effect Effects 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- 230000020169 heat generation Effects 0.000 description 1
- 239000012943 hotmelt Substances 0.000 description 1
- 239000012535 impurity Substances 0.000 description 1
- 230000009191 jumping Effects 0.000 description 1
- 229910000833 kovar Inorganic materials 0.000 description 1
- 230000005381 magnetic domain Effects 0.000 description 1
- 238000012423 maintenance Methods 0.000 description 1
- 229910001092 metal group alloy Inorganic materials 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 150000002739 metals Chemical class 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 229910052750 molybdenum Inorganic materials 0.000 description 1
- 239000011733 molybdenum Substances 0.000 description 1
- 238000012544 monitoring process Methods 0.000 description 1
- 230000036963 noncompetitive effect Effects 0.000 description 1
- -1 organic acid salts Chemical class 0.000 description 1
- 150000002902 organometallic compounds Chemical class 0.000 description 1
- 238000000059 patterning Methods 0.000 description 1
- 229910000889 permalloy Inorganic materials 0.000 description 1
- 230000000135 prohibitive effect Effects 0.000 description 1
- 238000007670 refining Methods 0.000 description 1
- 230000001105 regulatory effect Effects 0.000 description 1
- 150000003839 salts Chemical class 0.000 description 1
- 239000002904 solvent Substances 0.000 description 1
- 238000009718 spray deposition Methods 0.000 description 1
- 238000012546 transfer Methods 0.000 description 1
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 1
- 239000010937 tungsten Substances 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01F—MAGNETS; INDUCTANCES; TRANSFORMERS; SELECTION OF MATERIALS FOR THEIR MAGNETIC PROPERTIES
- H01F30/00—Fixed transformers not covered by group H01F19/00
- H01F30/06—Fixed transformers not covered by group H01F19/00 characterised by the structure
- H01F30/16—Toroidal transformers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01F—MAGNETS; INDUCTANCES; TRANSFORMERS; SELECTION OF MATERIALS FOR THEIR MAGNETIC PROPERTIES
- H01F41/00—Apparatus or processes specially adapted for manufacturing or assembling magnets, inductances or transformers; Apparatus or processes specially adapted for manufacturing materials characterised by their magnetic properties
- H01F41/02—Apparatus or processes specially adapted for manufacturing or assembling magnets, inductances or transformers; Apparatus or processes specially adapted for manufacturing materials characterised by their magnetic properties for manufacturing cores, coils, or magnets
- H01F41/04—Apparatus or processes specially adapted for manufacturing or assembling magnets, inductances or transformers; Apparatus or processes specially adapted for manufacturing materials characterised by their magnetic properties for manufacturing cores, coils, or magnets for manufacturing coils
- H01F41/041—Printed circuit coils
- H01F41/046—Printed circuit coils structurally combined with ferromagnetic material
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M3/00—Conversion of dc power input into dc power output
- H02M3/22—Conversion of dc power input into dc power output with intermediate conversion into ac
- H02M3/24—Conversion of dc power input into dc power output with intermediate conversion into ac by static converters
- H02M3/28—Conversion of dc power input into dc power output with intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate ac
Definitions
- the present invention generally relates to DC/DC power management devices configured as a folly integrated system on a semiconductor chip, and in particular to such devices that modulate the drawn power with a planar MOSFET switch and diode embedded in the semiconductor upon which the device is integrated.
- DC/DC power management systems generally regulate DC power supplied from a battery at a particular voltage/current by conditioning the output voltage and current to levels that are appropriate for a particular circuit. It is also desirable to extend the battery life of mobile platforms by using the power management device to selectively turning off a given circuit during time intervals when its functions are not absolutely needed by the larger system it serves. Since most mobile electronic systems will comprise a plurality of circuits that each operate at a variety of voltage and current levels different from those supplied by the battery, a plurality of DC/DC power management systems are required to assure each distinct circuit is operating with well conditioned power. The overall system's power efficiency is optimized and costs are minimized by using low loss DC/DC power management modules that are fully integrated at the semiconductor wafer scale.
- DC/DC power management systems may be configured in various control topologies: buck, boost, buck-boost, Luo (positive and negative type), Cuk, transformer-type (forward, fly-back, zeta), and super-lift (positive, negative, positive push-pull, negative push-pull, double/enhanced circuit), among others.
- Common features to all these systems include: one or more passive components (resistor or capacitor), at least one power switch, at least one diode, and either at least one inductor coil, transformer coil, or both. (See FIG. 1).
- Inductor/transformer coils are usually the largest component of the DC/DC converter systems and the principal cause of electrical loss and EMI. Technologies that have the potential to drive power management circuits at higher switching speeds will reduce the
- EMI is undesirable because it can destabilize circuit settling times.
- EMI is largely a property of specific coil designs that do not form a closed path for their magnetic current.
- EMI is also generated by magnetic flux creep and proximity losses, which are also intrinsic qualities of the coil's design.
- Eddy current loss in the magnetic core also imposes a practical limit on switching speed and circuit form factor.
- transformer coils are often designed to handle smaller magnetic flux swings (lower power) at higher frequencies to avoid excessive loss.
- magnetic core losses in commercial ferrite ceramics currently limit power management module switching frequencies to values between 5-10 MHz.
- E is the ac resistance experienced by eddy currents circulating in the magnetic core
- t p is the width of the pulse that keeps the switch in its "on” or “closed” mode
- T is the time period of the switch duty cycle. Since higher switching speeds enable the use of circuit components with smaller inductance values and further power management module miniaturization, it is therefore desirable to minimize magnetic core loss to the greatest extent possible.
- INDUCTORS WITH OPTIMUM INTERLEAVING discloses the discrete assembly of toroidal inductor and transformer coils on a printed circuit board with optimal interleaving to minimize flux leakage and proximity losses as shown In FIG. 2.
- active component is herein understood to refer to its conventional definition as an element of an electrical circuit that that does require electrical power to operate and is capable of producing power gain.
- amorphous material is herein understood to mean a material that does not comprise a periodic lattice of atomic elements, or lacks mid-range (over distances of 10's of nanometers) to long-range crystalline order (over distances of 100's of nanometers).
- compositional complexity is herein understood to refer to a material, such as a metal or superalloy, compound semiconductor, or ceramic that consists of three (3) or more elements from the periodic table.
- discrete assembly or discretely assembled is herein understood to mean the serial construction of an embodiment through the assembly of a plurality of prefabricated components that individually comprise a discrete element of the final assembly.
- the term "emf is herein understood to mean its conventional definition as being an electromotive force.
- integrated circuit is herein understood to mean a semiconductor chip into which at least one transistor element has been embedded.
- LCD is herein understood to mean a method that uses liquid precursor solutions to fabricate materials of arbitrary compositional or chemical complexity as an amorphous laminate or free-standing body or as a crystalline laminate or free-standing body that has atomic-scale chemical uniformity and a microstructure that is controllable down to nanoscale dimensions.
- liquid precursor solution is herein understood to mean a solution of hydrocarbon molecules that also contains soluble metalorganic compounds that may or may not be organic acid salts of the hydrocarbon molecules into which they are dissolved.
- microstructure is herein understood to define the elemental composition and physical size of crystalline grains forming a material substance.
- MISFET is herein understood to mean its conventional definition by referencing a metal-insulator-semiconductor field effect transistor.
- mismatched materials is herein understood to define two materials that have dissimilar crystalline lattice structure, or lattice constants that differ by 5% or more, and/or thermal coefficients of expansion that differ by 10% or more.
- MOSFET metal-oxide-silicon field effect transistor
- nanoscale is herein understood to define physical dimensions measured in lengths ranging from 1 nanometer (nm) to 100's of nanometers (nm).
- Passive component is herein understood to refer to its conventional definition as an element of an electrical circuit that that does not require electrical power to operate and is not capable of producing power gain.
- standard operating temperatures is herein understood to mean the range of temperatures between -40 °C and +125 °C.
- the terms "tight tolerance” or “critical tolerance” are herein understood to mean a performance value, such as a capacitance, inductance, or resistance, that varies less than ⁇ 1% over standard operating temperatures.
- the present invention provides a monolithic DC to DC converter, comprising: a semiconductor substrate; a surface FET formed on the
- a semiconductor substrate that modulates currents across a surface of the semiconductor substrate; and a toroidal inductor with a magnetic core formed on the substrate around the FET and having a first winding connected to the FET.
- the first winding may be a primary inductor coil and the converter may comprise a secondary inductor coil formed on the substrate and having windings interleaved between windings of the primary inductor coil.
- the FET may include a circular or arcuate source electrode and an arcuate gate electrode formed peripherally around the source electrode.
- the converter may further comprise a via connecting the source electrode through the substrate to a ground plane.
- the FET may include an arcuate drain electrode formed peripherally to the source and gate electrodes.
- the FET may include a plurality of arcuate drain electrodes formed peripherally at different angular positions around the source and gate electrodes.
- the FET may include passive components formed on the semiconductor substrate within the toroidal inductor and connected to the source, gate or drain electrodes.
- the converter may further comprise an arcuate plate capacitor formed peripherally to the toroidal inductor.
- the converter may further comprise an arcuate diode formed peripherally to the toroidal inductor.
- the magnetic core may be ceramic and formed on the substrate with at least one layer of amorphous silica located between opposing sections of high permeability crystalline core material.
- the toroidal inductor may include a secondary winding having a turn aligned with the at least one layer of amorphous silica.
- the toroidal inductor may include windings that are mechanically constrained. The mechanic constraint of the windings may be achieved by a coating of amorphous silica.
- the monolithic DC to DC converter may have a semiconductor substrate containing silicon. The monolithic DC to DC converter may have III- V compound
- a magnetic core comprising a ceramic core element formed with at least one layer of amorphous silica located between opposing sections of high permeability crystalline core material, wherein the ceramic element (or core material) has a resistivity > 10 4 ohm-cm and a permeability >70.
- the ceramic element (or core material) may have a resistivity > 10 12 ohm-cm and a permeability > 200.
- the ceramic core element may be formed with a plurality of amorphous silica layers, each located between opposing sections of crystalline core material.
- the magnetic core may further comprise an electrical conductor winding aligned with the at least one layer of amorphous silica.
- an inductor comprising: a magnetic core formed with a dielectric gap of high-resistivity material located between opposing sections of crystalline core material and an electrical conductor aligned with the dielectric gap.
- the dielectric gap may be amorphous silica.
- the electrical conductor may be a secondary winding of a transformer.
- Figure 1 is a representative circuit schematic for a DC-DC converter in fly-back configuration
- Figure 2 is a low loss magnetic ceramic core in accordance with one embodiment of the present invention
- Figure 3 is a power management device assembled from discrete component as described in the prior art
- Figures 4A,4B,4C are side sectional drawings that illustrate how the LCD process is used to form monolithic structures on a substrate.
- Figure 5 is a sectional view of a mechanically reinforced inductor winding.
- Figure 6 A is a sectional view of an inductor constructed in accordance with another embodiment of the present invention.
- Figures 6B and 6C are perspective views of LCD masks used to form the inductor of Figure 6A.
- Figure 7 shows a perspective view of a monolithic power management device formed on a semiconductor substrate in accordance with one embodiment of the present invention.
- Figure 8 A shows a top view of the device of Figure 7.
- Figure 8B shows a bottom view of the device of Figure 7.
- Figure 8C,8D,8F show limited perspective views of a portion of the device of
- Figure 8E is a circuit diagram of a portion of the device of Figure 7.
- FIG. 1 provides a circuit schematic of a DC/DC power management circuit using fly-back configuration.
- a power management system 1 is generally, but not necessarily, comprised of a DC power source 3 that feeds at least one power switch 5, which modulates the primary current 6 drawn from electrical ground to at least one transformer 7 comprised of a primary inductor coil 9 and a secondary inductor coil 11.
- Certain topologies may use an inductor coil 9,11 in series or parallel connection as opposed to a transformer 7.
- the output of the primary coil current 6 induces a back emf in the secondary coil that draws secondary current 13.
- the secondary coil 11 output current flows through a diode 15, which supplies the circuit's conditioned DC output power 16 and charges a capacitor 17 that supplies current to the secondary coil 11.
- a switch controller 19 monitors the differential output voltage 16, power source voltage 3, and uses those inputs to modulate the power switch 5.
- different power control circuit topologies will comprise at least one switch 5, one diode 15, one capacitor 17, and one inductor coil 9,11 or transformer coil 7, and one controller circuit 19. They may additionally comprise other passive (resistor, capacitor, and inductor) or active (diode or transistor switch) components not shown in FIG. 1 that fall under the scope of the present invention.
- a particular aspect of the present invention is to reduce eddy current and other losses in the magnetic core of an inductor or transformer component to drive DC/DC power management circuits at switching frequencies higher than 20 MHz, preferably frequencies higher than 500 MHz, while simultaneously managing large operating voltages, V p .
- Loss tangent, tan 6 m in the ferrite ceramic magnetic core materials is generated by the three principal loss mechanisms: hysteresis, eddy current, and residual loss. + tan +
- Hysteresis is the dominant loss mechanism at frequencies lower than 100 KHz and can be controlled by selecting suitable compositions and eliminating defects and impurities. Eddy current losses are managed by increasing the resistivity of the magnetic core material. Residual loss is the dominant mechanism at frequencies above 10 MHz and is pronounced when the ceramic grain size is large enough to allow two (2) or more magnetic domains to interact with one another within a single grain.
- LCD liquid chemical deposition
- This ability to formulate high purity metal oxides in high complexity ceramic compositions having atomic scale chemical uniformity eliminates the defects that contribute to hysteresis loss and would be present in powder-processed magnetic cores, whether they are integrated in the semiconductor surface or not.
- the ability to integrate high chemical complexity materials having atomic scale uniformity on the surface of a semiconductor enables the development of high permeability ( ⁇ > 70, preferably ⁇ & > 200) magnetic cores that simultaneously have high resistivity that make the circuit suitable for high frequency operation. Combined, these enable the development of power management circuits that have power densities exceeding 200 W- in "3 , and preferably 500 W-in "3 .
- a particular aspect of this invention address eddy current losses.
- the first method utilizes LCD to add non-magnetic elements comprising magnesium oxide (MgO), zinc oxide (ZnO), and copper oxide (Cu) into the ferrite core material to increase its resistivity to levels greater than 10 3 ⁇ -cm, preferably to levels greater than 10 7 ⁇ -cm, while simultaneously holding the desired high permeability, ⁇ .
- the second method shown in FIG. 2 optionally inserts at least one thin layer of amorphous silica 100,100' between layers of high resistivity, high permeability ceramic material 101A,101B,101C within the magnetic core 102 formed on the surface of a semiconductor device.
- Amorphous silica is a daunting dielectric, endowed with a dielectric breakdown of 10,000 KV-cm '1 and an electrical resistivity on the order of
- a principal objective of the amorphous silica layer(s) 100 in combination with the high-resistivity, high permeability ceramic material 101 is to produce a magnetic core having an internal resistance greater than 10 5 ⁇ -cm "3 per Watt of acceptable loss at a given switching frequency.
- This level of internal resistance (pi nt emai) will reduce eddy current losses within the magnetic core to levels less than 0.5 mW-cm "3 , preferably to loss levels less than or equal to 20 W-cm " .
- These high internal resistance levels enable this aspect of the invention to be applied to managing power levels of 500 W or more.
- Yet another aspect of this invention applies the LCD process to formulate high permeability magnetic material having low residual loss, which is a dominant loss mechanism above 10 MHz.
- This aspect of the invention utilizes LCD's ability to formulate a complex ceramic composition with uniform grain size diameter 103, wherein 100% of the grains have diameters less than 1.5x the mean grain size diameter, and said grain mean size diameter less than 5 ⁇ , preferably less than 2 ⁇ .
- a further aspect of this invention relates to the integration of at least one inductor or transformer coil enveloped around a low-loss ( ⁇ 0.5 mW-cm "3 ), high permeability ( ⁇ & ⁇ 70) magnetic core material that is fully integrated on to a semiconductor die.
- Fully integrated systems achieve dramatically higher field reliability and sharply lower cost. While transistor assemblies have been integrated into semiconductor die, the inability for powder-based or paste-based ceramic manufacturing to maintain performance values within "critical tolerances" has made system-on-chip passive assemblies, such as those taught by Hopper et al. '348) cost prohibitive due to the inability to rework an out-of-tolerance passive component once it is integrated into a solid state structure.
- FIG.3 depicts a portion of a discretely assembled power management device 110 as taught in the prior art that enables an inductor coil design that is particularly useful in making low EMI transformer coils.
- Conductor traces are screen printed onto both sides of a prefabricated passive dielectric substrate 111.
- Secondary coil conductor winding traces 112 are printed on the bottom of the dielectric substrate 111, while primary coil conductor winding traces 113 are printed on the top surface of the dielectric substrate 111.
- a prefabricated toroidal magnetic core 114 is mounted to the surface of the dielectric substrate 111, either by using an adhesive (not shown) or by mechanically fixing it in place with wire bonds that wrap around the toroidal magnetic core 114 to complete the coil windings.
- One set of wire bonds 115 are used to electrically connect the primary coil (P) having turns configured in series.
- a conductive ring 116 to which the secondary coil winding traces 112 are electrically connected, is formed on the bottom of the dielectric substrate 111.
- the conductive ring 116 allows a second set of wire bonds 117 that wrap around the toroidal magnetic core 114 to form a secondary coil (S) having turns configured in parallel by electrically terminating the secondary winding traces 112 through the second set of wire bonds 117 on a second conductive ring 118 formed on the top surface of the dielectric substrate 111.
- the upper 118 and lower 116 conductive rings form the terminals for the secondary inductor coil.
- a principal benefit outlined here is that the toroidal magnetic core forms a closed magnetic path that reduces ⁇ to neighboring components to the power management circuit. Additional benefits include the ability to use a primary coil wound in series and a secondary coil having one or more segments wound in parallel to produce arbitrary turns ratios, including half-turn ratio, if desired. A final benefit is the ability to reduce proximity flux leakage and losses by maintaining equal spacing between windings of the primary and secondary coils, while the use of parallel windings in the secondary coils achieves a number of turns that is electrical different than the primary coil. [00631 Limitations to the prior art are artifacts that limit its use to lower power and low power density applications.
- the manufacturer is also exposed to supply disruptions because he usually does not control the manufacture and supply of the discrete components. Therefore, it is desirable to introduce methods that improve manufacturing efficiency, permit circuit miniaturization by enabling means suitable for providing high power density solid state power management circuits.
- one LCD technique selectively deposits
- compositionally complex amorphous materials having precise composition and atomic-scale elemental uniformity on a metal, glass or semiconductor substrate 120 by spraying an aerosolized metalorganic precursor solution 121 through a mechanical mask 122 to form a chemically precise amorphous deposit 123.
- atomic-scale chemical uniformity is achieved by the simultaneous decomposition of the various metalorganic precursor species on the heated substrate surface.
- This technique is reapplied to selectively deposit additional "mismatched materials" 126 over pre-deposited materials 124 to form integrated monolithic structures by spraying an additional aerosolized metalorganic precursor solution 121' through a different mechanical mask 122'.
- Any material deposit may be formed as an amorphous or uniformly crystalline deposit, including a deposit with nanoscale micro structure, as desired for the specific functional purpose of that material deposit.
- LCD permits the construction of monolithic structures on semiconductor substrates having active components buried beneath its surface.
- LCD deposits compositionally complex electroceramics when the deposited materials are processed in oxygenated atmospheres.
- Metals, alloys, superalloys, and semiconductors are integrated into the monolithic structure by processing the applied deposit in oxygen-free atmospheres.
- An alternative LCD technique selectively deposits the material using hot-melt "ink jet” techniques that form a metalorganic wax precursor solid (with all liquid solvent is extracted) on the substrate, that is simultaneously decomposed using a rapid thermal annealing technique, preferably a plasma annealing technique.
- FIGs. 5 thru 6 illustrate specific embodiments that are improvements over the prior art necessary to permit the design and fabrication of fully integrated high power density power management circuits.
- LCD methods are applied to form transformer windings 130 that are mechanically re- enforced as depicted in cross-section in FIG. 5.
- the mechanically re-enforced transformer windings 130 comprise thin layers of high electrical conductivity material 131, preferably but not necessarily copper conductor and might also comprise superconducting material, that envelop a hard mechanical constraining member 132.
- the mechanical constraining member 132 may consist of a hard, low-expansion elemental metal, such as tungsten or molybdenum, or it may comprise an alloy or superalloy, such as kovar, invar, or any other well-known low- expansion material that has a measured hardness value that is at a minimum twice (2x) the measured hardness value of the high electrical conductivity material 131.
- the thickness 133 of the high conductivity layer 131 should range from 0.5x to lOx the ac skin depth at the device's optimal operating or switching frequency.
- the coefficient of thermal expansion (CTE) is a critical parameter in the selection of the hard mechanical constraining member 132, and should match to within 25%, preferably within 10% of the coefficient of thermal expansion of the dielectric material(s) with which the high electrical conductivity material 131 is in physical contact.
- CTE coefficient of thermal expansion
- An additional aspect of the present invention uses amorphous silica as the insulating dielectric 135 to prevent corona discharges (or dielectric breakdown if less strong insulators are used) between windings of the primary and secondary coils.
- a further additional aspect of the present invention utilizes LCD methods to form to form a toroidal magnetic core with gaps in the magnetic material that are filled with an ultra-low loss material, preferably filled with amorphous silica. It is well-known to practitioners skilled in the art of transformer coil design that "air gaps" will concentrate magnetic energy. It is preferred to locate the "air gaps" 140 in regions of the magnetic core 141 that are adjacent to at least one secondary coil winding 142 to increase its power coupling efficiency with energy supplied by the primary coil windings 143,143' as shown in FIG. 6A.
- the concentration of electromagnetic energy in the transformer is sufficiently powerful to mechanically deform and/or displace the inductor windings if they are not mechanically reinforced.
- any such mechanical deformation or displacement will trigger flux jumping and proximity losses and could possibly cause catastrophic failure of the device. It is therefore a specific embodiment of the invention to produce a monolithic structure that has transformer coil windings that are mechanically reinforced by a hard mechanical constraining member 132 that is positioned within the windings' interior and/or by the formation of a mechanically hard insulating dielectric 135 such as amorphous silica.
- the mechanically reinforced transformer coil windings (shown in FIGs. 7-8D and 8F) are applied using similar techniques (both before and after the deposition of the toroidal magnetic core (with or without dielectric gaps) that are consistent with FIGs. 4A,4B, and 4C.
- FIG. 7 depicts another embodiment of the present invention.
- LCD techniques are applied to monoHthically integrate a mechanically reinforced toroidal transformer coil having arbitrary turns ratios and minimal proximity and flux leakage loss on the surface of a semiconductor so it maintains electrical communication with at least one embedded high gain surface MOSFET or MISFET power switch, herein after referred to as a surface FET, at least one embedded semiconductor diode, and other passive component structures (as needed) that have been selectively deposited on the semiconductor surface.
- the semiconductor may comprise silicon, it may also preferably consist of any IH-V compound semiconductor, such as gallium arsenide (GaAs), gallium nitride (GaN), or indium-gallium phosphide (InGaP).
- GaAs gallium arsenide
- GaN gallium nitride
- InGaP indium-gallium phosphide
- FIG. 7 overviews a monolithic DC-DC power management circuit 200 modulated by a surface FET 204
- a surface FET 204 is embedded in the semiconductor die 202 functions as the power switch 5 (FIG. 1).
- the surface FET 204 is positioned within the empty interior space oftoroidal transformer 206 that is formed on the semiconductor die 202 using the LCD methods described above.
- the surface FET 204 modulates current from the DC power source 3 (FIG. 1) to the primary coil 9 (FIG. 1) of the toroidal transformer 206.
- Current from the DC power source 3 (FIG. 1) is supplied to the monolithic circuit through a backside ground contact 208.
- An input pad 210 on the top surface of the semiconductor die 202 is used to complete the electrical connection between the transformer's primary coil 9 (FIG.
- An output pad 212 on the top surface of the semiconductor die 202 supplies conditioned DC output power 16 that has been regulated by the monolithic DC-DC power management circuit modulated by a surface FET 204.
- the output pad 212 makes parallel electrical communication to the output of the transformer's secondary coil 11 (FIG. 1) through a diode 15 (FIG. 1), and with a capacitor 17 (FIG. 1) that is jointly connected to ground and the input the input of the transformer's secondary coil 11 (FIG. 1).
- an embedded diode 214 is circumferentially configured over part of the semiconductor surface area exterior to the toroidal transformer 206.
- One contact (discussed below in greater detail) of the embedded diode 214 is in electrical communication with the output from secondary coil 11 (FIG. 1) of the toroidal transformer 206, while the other is in electrical communication with the output pad 212.
- a the bottom contact (discussed below in greater detail) of a parallel plate capacitor 216 makes simultaneous electrical communication with a ground pad 218 located on the top surface of the semiconductor die 202 and the input of the secondary coil 11 (FIG. 1) of the toroidal transformer 206.
- the control circuitry 19 (FIG. 1) may be configured as a surface-mounted controller chip 220 as shown in FIG. 7 (FIG. 1), or it may alternatively be embedded in the semiconductor die (not shown) if its semiconductor material is compatible with those functions and it is economically advantageous to do so.
- a fundamental limitation to discretely assembled power management systems is that the manufacturers of the individual components are economically incentivized in ways that constrain the fully assembled system. For instance, manufacturers of discrete power FETs are economically incentivized to make their devices smaller. The smaller devices are prone to thermal runaway as a given current will induce higher current densities when crammed into the smaller discrete FET volume. This requires the system manufacturer to compensate with improved thermal management systems to drain the higher levels of heat produced by the higher current densities.
- FIGs, 8A,B,C,D,E,F are now referenced to illustrate specific attributes of the monolithic DC-DC power management circuit modulated by a surface FET 204 that relieve these constraints in greater detail.
- FIG. 8A shows a top view of the monolithic fly-back circuit.
- a surface FET 204 is adjacent the interior circumference of the transformer toroid 206.
- the surface 204 FET may comprise a plurality of individual surface FETs (not shown) configured in series and/or in parallel as is optimal for a given design specification.
- the purpose of the circumferential geometry is to distribute large input currents 222 drawn from the backside ground contact 208 (FIG.
- the large input currents 222 are supplied to a center contact pad 224 on the top surface of the semiconductor die 202 through via 226 (FIG. 8B) that is in electrical communication with the backside ground contact 208. (Note: semiconductor die 202 is not shown in FIG. 8B for clarity purposes). As may be needed by a given circuit design, the large currents 222 may be conditioned by an optional additional circuitry 228 inserted between the center contact pad 224 and the surface FET 204.
- the optional additional circuitry 228 may consist of one or more active components (diodes and transistors) embedded in the semiconductor die 202 and/or one or passive resistors or capacitors that have been selectively deposited on the surface of the semiconductor die 202 using LCD methods.
- a particular aspect of the monolithic DC-DC power management circuit modulated by a surface FET 200 includes the integration of a toroidal transformer 206 with interleaved mechanically reinforced coil windings wherein two or more segments of either the primary or the secondary coil are wound in parallel.
- Two or more parallel winding segments permit the construction of a transformer having arbitrary turn-ratios, as well as low proximity and flux leakage losses made possible by the consistent spacing between windings of the primary and secondary coils.
- Two or more parallel winding segments are inserted into the primary coil when a step-up transformer is desired.
- two or more parallel winding segments are inserted into the secondary coil when a step-down transformer is desired.
- FIGs. 7 and 8A,8B,8C,8D depict a 10: 1 step-down transformer wherein the primary coil windings 230 are configured as 20 turns wound in series.
- the series connections between the windings of the primary coil are made by depositing primary electrodes 231 directly on the surface of the semiconductor die.
- the secondary coil windings 232 are configured as two 10-turn winding segments, with each winding segment having 10 turns wound in parallel.
- the parallel turns are achieved by terminating the individual winding on upper 234 and lower 236 (FIG.s 8C,8D) outer ring conductors that are electrically insulated from one another by an insulating dielectric material 135 (not shown), preferably an amorphous silica insulating dielectric.
- Parallel winding terminations 238 that electrically contact the upper ring conductor 234 to the lower ring conductor 236 are located at the secondary coil input 240 and output 242 and the beginning or ending of a parallel-turn segment as shown in FIG. 8A. In this configuration, the two parallel turn segments are connected in series by electrical connection through the lower ring conductor 236.
- the secondary coil input 240 is in electrical communication with the bottom electrode 244 of the parallel plate capacitor 216 and the ground pad 218. (FIG. 8C)
- the top electrode 246 of the parallel plate capacitor 216 is in electrical communication with the output pad 212.
- the secondary coil output 242 is also in electrical communication with an inner ring electrode 250 that serves as the input to embedded diode 214.
- Outer ring electrode 252 is in electrical communication with output pad 212 and the output of embedded diode 214.
- the wide area over which the embedded diode 214 is distributed by constructing it with circumferential geometry enables large output currents to be managed with low current densities in the diode to reduce thermal management issues.
- the very large surface area to volume ratio of the monolithic DC-DC power management device facilitates heat transfer to a thermal sink that could placed in intimate contact with the backside ground contact 208 (Fig. 7) to facilitate the application of the invention to high-power air-cooled systems.
- Control chip 220 inputs are established by electrical communication to the signal output by first trace 254 to the top electrode 246 of the parallel plate capacitor 216, which is electrical communication to the output pad 212, a second trace 256 to the ground pad 218 (or to the bottom electrode 244 of the parallel plate capacitor since it is in electrical communication with the output pad 212), and a third trace 258 to the input pad 210.
- the use of a ground shielded trace 260 to the gate electrode 246 which modulates the surface power FET 204 is preferred since it must run beneath the toroidal transformer 206.
- a last aspect of the invention relates to the optional additional circuitry 228 inserted between the center contact pad 224 and the surface FET 204.
- FIG. 8E a circuit diagram of passive and active components configured in series and in parallel is provided in FIG. 8E to illustrate how such additional circuitry might be configured in monolithic DC-DC power management circuit modulated by a surface FET 200 as shown in FIG. 8F.
- the additional circuitry 228 consists of a first resistor 300 in series with a second resistor 302 and a first capacitor 304 in parallel with one another.
- These passive components 300,302,304 are m configured in parallel with a third resistor 306 to form a first stage 308 of the additional circuitry 228.
- a second stage 310 configured in series with the first stage 308 consists of an active embedded diode 312 in parallel with a second capacitor 314 in series with a fourth resistor 316.
- LCD methods are used to construct additional circuitry 228 by selectively depositing metal having patterns wherein partial arc lengths at fixed radial distances from the center of the center contact 224 form the electrodes of a passive or active component, and selectively depositing dielectric materials in patterns forming partial arc lengths at other fixed radial distances from the center of the center contact 224 are used to fully form the passive components.
- Fig. 8F the circuit diagram in FIG. 8E is replicated on the semiconductor die 202 (Fig.
- first resistive material 320 that makes electrical contact with the center contact 224 over an arc length that partially envelopes the circumference of center contact 224 to form first resistor 300 when placed in electrical contact with a first partial arc electrode 322 selectively deposited at the outer circumference of first resistive material 320.
- a second resistive material 324 is selectively deposited over another distinct arc length that partially envelopes the
- the second resistive material 324 forms third resistor 306 when placed in electrical contact with a second partial arc electrode 326.
- a first capacitive dielectric material 328 is selectively deposited over an arc length that envelopes a portion of the outer circumference of the first partial arc electrode 322.
- a third resistive material 330 is selectively deposited over an arc length that envelopes a remaining portion of the outer circumference of the first partial arc electrode 322 so as not be in electrical communication with the first capacitive dielectric material 328 except through the first partial arc electrode 322.
- the third resistive material 330 and the first capacitive material form second resistor 302 and first capacitor 304 connected in parallel when a third partial arc electrode 332 is selectively deposited over an arc length that envelopes the outer
- the first stage 308 is completed by selectively depositing an interconnecting partial arc electrode 336 that places second partial arc electrode 326 in electrical communication with third partial arc electrode 332.
- the second stage 310 is configured by selectively depositing an outer ring electrode 338 that encompasses all the circumferential area in which additional circuitry 228 is deposited between center contact 224 and the outer ring electrode 338.
- the outer ring electrode 338 also serves as the source/(drain) electrode (depending upon the polarity desired) for the surface FET 204.
- the active embedded diode 312 is formed by properly doping the semiconductor die 202 in the gap 340 located between outer ring electrode 338 and the third partial electrode 332.
- An alternative vertical parallel plate structure is demonstrated to form a capacitive element by selectively depositing a bottom partial arc electrode 342 that extends electrical communication outwards in the radial direction from second partial arc electrode 326.
- a second capacitive dielectric material 344 is selectively deposited over the bottom partial arc electrode 342.
- Second capacitor 313 is completed by depositing a top partial arc electrode 346 over the second capacitive dielectric material 344 in a manner that it does not make electrical contact with the bottom partial arc electrode 342 except through the second capacitive dielectric material 344.
- the second stage 310 is completed by selectively depositing a fourth resistive material 348 between the bottom paitial arc electrode 342 and the outer ring electrode.
- the gate electrode 246 modulates current flow from (to) the center contact 224 through the additional circuitry 228 to the drain/(source) electrode (depending upon circuit polarity) 350 that is in electrical communication with the input (output) of the primary coil 352 of the toroidal transformer 206.
- insulating dielectric 135 (not shown), preferably amorphous silica dielectric is applied to any gap areas 354 to electrically isolate the individual components forming the additional circuitry 228.
- additional circuitry 228 configured in partial arc length geometry is preferred because it allows current flows to be uniformly distributed over larger surface areas, it is also held that components of the additional circuitry 228 need not take that geometric form and can also be applied using similar methods to regions on the surface of the semiconductor die 202 that are exterior to the transformer coil 206 as may be needed to serve a particular design objective.
- the present invention is illustratively described above in reference to the disclosed embodiments. Various modifications and changes may be made to the disclosed embodiments by persons skilled in the art without departing from the scope of the present invention as defined in the appended claims.
Abstract
Description
Claims
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CA2891640A CA2891640C (en) | 2011-11-18 | 2011-11-18 | Monolithic dc/dc power management module with surface fet |
PCT/US2011/061304 WO2013074109A2 (en) | 2011-11-18 | 2011-11-18 | Monolithic de/dc power management module with surface fet |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
PCT/US2011/061304 WO2013074109A2 (en) | 2011-11-18 | 2011-11-18 | Monolithic de/dc power management module with surface fet |
Publications (2)
Publication Number | Publication Date |
---|---|
WO2013074109A2 true WO2013074109A2 (en) | 2013-05-23 |
WO2013074109A3 WO2013074109A3 (en) | 2014-04-03 |
Family
ID=48430331
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2011/061304 WO2013074109A2 (en) | 2011-11-18 | 2011-11-18 | Monolithic de/dc power management module with surface fet |
Country Status (2)
Country | Link |
---|---|
CA (1) | CA2891640C (en) |
WO (1) | WO2013074109A2 (en) |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5621636A (en) * | 1994-02-22 | 1997-04-15 | Nippon Steel Corporation | Thin DC-DC converter arrangement |
US20050068792A1 (en) * | 2003-09-30 | 2005-03-31 | Masayuki Yasumura | Switching power supply circuit |
US20060227576A1 (en) * | 2005-04-08 | 2006-10-12 | Sony Corporation | Switching power supply circuit |
US20070139976A1 (en) * | 2005-06-30 | 2007-06-21 | Derochemont L P | Power management module and method of manufacture |
US20100328010A1 (en) * | 2007-01-19 | 2010-12-30 | Murata Manufacturing Co., Ltd. | Dc to dc converter module |
US20110169102A1 (en) * | 2006-03-28 | 2011-07-14 | Renesas Electronics Corporation | Semiconductor device including a dc-dc converter having a metal plate |
-
2011
- 2011-11-18 CA CA2891640A patent/CA2891640C/en not_active Expired - Fee Related
- 2011-11-18 WO PCT/US2011/061304 patent/WO2013074109A2/en active Application Filing
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5621636A (en) * | 1994-02-22 | 1997-04-15 | Nippon Steel Corporation | Thin DC-DC converter arrangement |
US20050068792A1 (en) * | 2003-09-30 | 2005-03-31 | Masayuki Yasumura | Switching power supply circuit |
US20060227576A1 (en) * | 2005-04-08 | 2006-10-12 | Sony Corporation | Switching power supply circuit |
US20070139976A1 (en) * | 2005-06-30 | 2007-06-21 | Derochemont L P | Power management module and method of manufacture |
US20110169102A1 (en) * | 2006-03-28 | 2011-07-14 | Renesas Electronics Corporation | Semiconductor device including a dc-dc converter having a metal plate |
US20100328010A1 (en) * | 2007-01-19 | 2010-12-30 | Murata Manufacturing Co., Ltd. | Dc to dc converter module |
Also Published As
Publication number | Publication date |
---|---|
WO2013074109A3 (en) | 2014-04-03 |
CA2891640A1 (en) | 2013-05-23 |
CA2891640C (en) | 2020-08-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8552708B2 (en) | Monolithic DC/DC power management module with surface FET | |
US8446243B2 (en) | Method of constructing inductors and transformers | |
Mathúna et al. | Magnetics on silicon: An enabling technology for power supply on chip | |
US7646610B2 (en) | DC-DC converter | |
US4873757A (en) | Method of making a multilayer electrical coil | |
US7268659B2 (en) | Micro electric power converter | |
CN105529157B (en) | Compact embedded isolated transformer device and the method for manufacturing the device | |
US20060214760A1 (en) | Air core inductive element on printed circuit board for use in switching power conversion circuitries | |
Deleage et al. | Design and realization of highly integrated isolated DC/DC microconverter | |
US10825598B2 (en) | Planar magnetic element | |
US10117334B2 (en) | Magnetic assembly | |
JP6954477B2 (en) | Switching power supply | |
CN107834856B (en) | DC-DC converter apparatus | |
US10431367B2 (en) | Method for gapping an embedded magnetic device | |
Iyengar et al. | A DC/DC boost converter toward fully on-chip integration using new micromachined planar inductors | |
Meyer et al. | Influence of layer thickness on the performance of stacked thick-film copper air-core power inductors | |
CA2891640C (en) | Monolithic dc/dc power management module with surface fet | |
US20090201115A1 (en) | Inductance element in an integrated circuit package | |
Hui et al. | Coreless Printed Circuit Board (PCB) Transformers-Fundamental Characteristics and Application Potential | |
Evans et al. | Electromagnetic considerations in power electronic converters | |
US9590514B1 (en) | Carbon nanotube-based integrated power converters | |
Jang et al. | Power Conversion Module using LTCC substrate Interconnected to Power Inductor with Low DCR | |
US11908886B2 (en) | Power converter embodied in a semiconductor substrate member | |
US20230246553A1 (en) | GaN-BASED SWITCHED-MODE POWER SUPPLY WITH PLANAR TRANSFORMER | |
JP2005101406A (en) | Magnetic element and switching power supply mounted with same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 11875603 Country of ref document: EP Kind code of ref document: A2 |
|
ENP | Entry into the national phase |
Ref document number: 2014542285 Country of ref document: JP Kind code of ref document: A |
|
NENP | Non-entry into the national phase |
Ref country code: JP |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 11875603 Country of ref document: EP Kind code of ref document: A2 |
|
ENP | Entry into the national phase |
Ref document number: 2891640 Country of ref document: CA |