WO2013063565A1 - Linear system for link training - Google Patents

Linear system for link training Download PDF

Info

Publication number
WO2013063565A1
WO2013063565A1 PCT/US2012/062413 US2012062413W WO2013063565A1 WO 2013063565 A1 WO2013063565 A1 WO 2013063565A1 US 2012062413 W US2012062413 W US 2012062413W WO 2013063565 A1 WO2013063565 A1 WO 2013063565A1
Authority
WO
WIPO (PCT)
Prior art keywords
coupled
replica
crossbar
driver
receives
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/US2012/062413
Other languages
French (fr)
Inventor
Yaqi Hu
Yanli Fan
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Texas Instruments Deutschland GmbH
Texas Instruments Japan Ltd
Texas Instruments Inc
Original Assignee
Texas Instruments Deutschland GmbH
Texas Instruments Japan Ltd
Texas Instruments Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Texas Instruments Deutschland GmbH, Texas Instruments Japan Ltd, Texas Instruments Inc filed Critical Texas Instruments Deutschland GmbH
Priority to CN201280053025.7A priority Critical patent/CN103891230B/en
Priority to JP2014539108A priority patent/JP6060169B2/en
Publication of WO2013063565A1 publication Critical patent/WO2013063565A1/en
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00—Modulated-carrier systems
    • H04L27/01—Equalisers

Definitions

  • This relates generally to signal conditioning system and, more particularly, to linear signal conditioning system with gain control.
  • FIG. 1 shows an example of a conventional Automatic Gain Control (AGC) circuit 100. While the AGC circuit 100 is generally referred to having the characteristic of "gain control,” it is actually an Automatic Level Control (ALC) circuit.
  • AGC Automatic Level Control
  • the level detector 104 detects the level of the output signal OUT (usually peak level), and the controller 106 compares the level of the output signal OUT against a fixed (reference) level REF. Based on the results of this comparison, the controller 106 can then adjust, with control signal CNTL, the gain of the Variable Gain Amplifier (VGA) to generally maintain level of the output signal OUT.
  • VGA Variable Gain Amplifier
  • the AGC circuit 100 When the AGC circuit 100 is used in a linear signal conditioning device (such as a linear equalizer), the AGC circuit 100 is non-transparent to link training (i.e., the level of the output signal OUT does not respond to level changes in the input signal IN during link training) and may prevent optimal system configuration in terms of bit error rate, power, and electromagnetic interference (EMI). Additionally, limiting (non- linear) devices can distort the transmitter waveform and make it difficult for the receiver Decision Feedback Equalizer (DFE) to recover the data correctly. Thus, there is a need for an improved AGC circuit.
  • DFE Decision Feedback Equalizer
  • An example embodiment provides an apparatus for equalizing a plurality of channels that is generally transparent to link training.
  • the apparatus comprises a plurality of equalization paths formed by an input circuit, a crossbar, and an output circuit, wherein each equalization path is coupled to at least one of the channels; and a controller having: a gain control loop that receives a first reference voltage and that provides a gain control signal to the input circuit, wherein the gain control loop includes a replica of at least one of the equalization paths; a crossbar loop that receives a second reference voltage and that provides a crossbar control signal to the crossbar; and a driver loop that receives a reference voltage and that provides a driver control signal for the output circuit.
  • the input circuit further comprises a plurality of variable gain amplifiers (VGAs), wherein each VGA is coupled to at least one of the channels and is coupled to the crossbar.
  • VGAs variable gain amplifiers
  • the output circuit further comprises a plurality of drivers that are each coupled to the crossbar.
  • the crossbar further comprises a plurality
  • each multiplexer is coupled to each VGA and is coupled to at least one of the drivers.
  • the gain control loop further comprises: a replica
  • VGA that receives the first reference voltage
  • a replica multiplexer that is couple to the replica VGA
  • a replica driver that is coupled to the replica multiplexer
  • a control network that receives the first reference voltage, that is coupled to the replica driver, and that is coupled to each VGA of the input circuit.
  • the replica multiplexer further comprises a first replica multiplexer
  • the control network further comprises a first control network
  • the crossbar loop further comprises: a second replica multiplexer receives the second reference voltage; and a second control network that receives the second reference voltage, that is coupled to the second replica multiplexer, and that is coupled to each multiplexer of the crossbar.
  • the driver loop further comprises: a second replica driver receives the third reference voltage; and a third control network that receives the third reference voltage, that is coupled to the second replica driver, and that is coupled to each driver of the output circuit.
  • each of the first, second, and third control networks further comprise: a first voltage divider that receives receive one of the first, second, and third reference voltages; a second voltage divider is coupled to one of the first replica driver, the second replica multiplexer, and the second replica driver; and a control signal generator that is coupled between the first and second voltage dividers.
  • control signal generator further comprises: a difference amplifier that is coupled to each of the first and second voltage dividers; a filter that is coupled to the difference amplifier; a voltage-to-current (V2I) converter that is coupled to the filter; and a current mirror circuit that is coupled to the V2I converter.
  • V2I voltage-to-current
  • an apparatus comprising a transmitter having a plurality of channels; a transmission medium that is coupled to the transmitter; a receiver that is coupled to the transmission medium, wherein the receiver includes a linear equalizer that equalizes the plurality of channels and that is generally transparent to link training, and wherein the linear equalizer includes: a plurality of equalization paths formed by an input circuit, a crossbar, and an output circuit, wherein each equalization path is coupled to at least one of the channels; and a controller having: a gain control network that receives a first reference voltage and that provides a gain control signal to the input circuit, wherein the gain control network includes a replica of at least one of the equalization paths; a crossbar loop that receives a second reference voltage and that provides a crossbar control signal to the crossbar; and a driver loop that receives a this reference voltage and that provides a driver control signal for the output circuit.
  • the receiver further comprises a decision feedback equalizer (DFE), and wherein the linear equalizer is coupled between the transmission medium and the DFE.
  • DFE decision feedback equalizer
  • the apparatus is a lOGBase-KR compliant communication system.
  • FIG. 1 is a diagram of an example of a conventional AGC circuit
  • FIG. 2 is a diagram of an example of a system embodiment
  • FIG. 3 is a diagram of an example of the linear equalizer of FIG. 2;
  • FIG. 4 is a diagram of an example of the controller of FIG. 3;
  • FIG. 5 is a diagram of an example of control signal generator of FIG. 4.
  • FIG. 6 is a diagram depicting the function of the linear equalizer of FIG. 3. DETAILED DESCRIPTION OF EXAMPLE EMBODIMENTS
  • FIG. 2 illustrates an example of a communication system 200 embodiment implementing principles of the invention.
  • This communication system 200 can, for example, be an Ethernet system compliant with the standards set forth in Institute of Electrical and
  • This system 200 can be compliant with lOGBase-KR (which is associated with these standards). Additionally, each of these standards is incorporated herein by reference for all purposes.
  • This system 200 generally includes a transmitter 202 that can include several channels (i.e., 4 channels), a transmission medium 204 (which can be an Ethernet cable), and a receiver 206.
  • the receiver generally includes a linear equalizer 206 and DFE 208 that can compensate (for example) for EMI and inter-symbol interference (ISI).
  • ISI inter-symbol interference
  • the linear equalizer 206 can be seen in greater detail in FIG. 3.
  • the equalizer 206 generally includes equalization paths 301-1 to 301-N, where each equalization path 301-1 to 301-N generally corresponds to one of the channels. These paths 301-1 to 301-N are formed by portions of an input circuit 302, crossbar 304, and output circuit 306.
  • the input circuit includes variable gain amplifiers (VGAs) 308-1 to 308-N (which each generally correspond to at least one of the channels), and the output circuit 306 generally includes drivers 310-1 to 310-N (which, again, each generally corresponds to at least one of the channels).
  • VGAs variable gain amplifiers
  • the crossbar 304 generally includes multiplexers that are each coupled to each of the VGAs 308-1 to 308-N and to a driver 310-1 to 310-N so as to be generally associated with one of the channels.
  • the details of the crossbar 304 are not shown, and use of the crossbar 304 allows for dynamically reconfigurable equalization paths.
  • controller 312 Also included within the linear equalizer 206 is a controller 312, which is shown in greater detail in FIG. 4. As shown, the controller 312 is generally comprised of a VGA loop 402, a crossbar loop 404, and a driver loop 406 (as well as other components that have been omitted for the sake of simplicity). Each of these loops 402, 404, and 406 is a replica of at least a portion of at least one of the equalization paths 301-1 to 301-N. This means that the components of these loops 402, 404, and 406 have components that are scaled down to reduce power/area, but and have gains equal or proportional components within the equalization paths 301-1 to 301-N.
  • the VGA loop is generally comprised of a replica VGA 410 (which can be a replica of at least one of VGAs 308-1 to 308-N), a replica multiplexer 412-1 (which can be a replica of at least one of the multiplexers of the crossbar 304), and a replica driver 412-1 (which can be a replica of at least one of the drivers 310-1 to 310-N).
  • the crossbar loop 404 includes a replica multiplexer 412-2, and the driver loop generally includes a replica driver 414.
  • Each of these loops 402, 404, and 406 also includes a control network 401-1 to 401- 3, respectively, that employ a voltage dividers 416-1 to 416-3 and 420-1 to 420-3 and control signal generators 418-1 to 418-1 to 418-3.
  • these loops 402, 404, and 406 compare the output level to the input level (rather than the reference level) to generally maintain the channel gain (rather than the output level), which allows link training to be transparent.
  • a reference voltage for each of these loops 402, 404, and 406 is generated by reference circuits 408-1 to 408-3 (which are typically bandgap circuits).
  • the VGA loop 402 can then generate a gain control signal to adjust the gains of VGAs 308-1 to 308-N (where there is usually one signal for each VGA 308-1 to 308-N) and generally functions as the main AGC loop to (for example) remove residual errors from the equalization paths 310-1 to 310-N due to the finite loop gain.
  • the crossbar loop 402 can generate a crossbar control signal to adjust the gains of multiplexers within the crossbar 304 (where there is usually one signal for each multiplexer), functioning generally as a nested AGC loop, and the driver loop 406 can generate a driver control signal to adjust the gains of drivers 310-1 to 310-N, (where there is usually one signal for each driver 310-1 to 310-N), functioning generally as a nested AGC loop.
  • gain control can be maintained over process, supply voltage, and process variation, and, by employing the nested AGC loops, in particular, gain variation of each stage can be controlled while not introducing excessive noise amplification and non-linearity.
  • the gains are independent of configuration of equalization paths 301-1 to 301 -N.
  • control signal generators 418-1 to 418-3 (which can be seen in greater detail in FIG. 5 and which are hereinafter referred to as 418) make comparisons between the input and output levels.
  • control signal generator 418 uses a difference amplifier 502 that compares the levels between the input and output signals (after passing through dividers 416-1 to 416-3 and 420-1 to 420-3). This difference is then filtered with filter 504 (which can, for example, be a low pass resistor-capacitor filter and which assists in maintaining loop stability) and converted to a current with voltage-to-current (V2I) converter 506. Using the current (which is proportional to the difference between the input and output levels), current mirror circuit 508 can generate currents used to control the gains of the VGAs 308-1 to 308-N, multiplexers, or driver 310-1 to 310-N, as appropriate. The control currents are also more immune to local ground fluctuation than control voltages.
  • FIG. 6 a comparison between the system 200 with and without gain control can be seen. As shown, the ratio between input and output voltage (i.e. gain) for the system 200 with gain control is much less variant than without gain control over a broad range. It should also be noted that the circuits of FIGS. 3-5 depict a differential arrangement, but it is also possible to employs the equalizer 206 in a single ended system.

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Cable Transmission Systems, Equalization Of Radio And Reduction Of Echo (AREA)
  • Networks Using Active Elements (AREA)
  • Control Of Amplification And Gain Control (AREA)

Abstract

An apparatus for equalizing channels is provided, which is generally transparent to link training. The apparatus generally includes equalization paths formed by an input circuit (302), a crossbar (304), an output circuit (306) and a controller (312). Each equalization path is coupled to at least one of the channels, and a controller has a VGA loop, a crossbar loop, and a driver loop. The AGC loop receives a first reference voltage and provides a gain control signal to the input circuit, and the gain control network comprises a replica of at least one of the equalization paths. The crossbar loop receives a second reference voltage and provides a crossbar control signal to the crossbar. The driver loop receives a third reference voltage and provides a driver control signal for the output circuit.

Description

LINEAR SYSTEM FOR LINK TRAINING
[0001] This relates generally to signal conditioning system and, more particularly, to linear signal conditioning system with gain control.
BACKGROUND
[0002] FIG. 1 shows an example of a conventional Automatic Gain Control (AGC) circuit 100. While the AGC circuit 100 is generally referred to having the characteristic of "gain control," it is actually an Automatic Level Control (ALC) circuit. In operation, the level detector 104 detects the level of the output signal OUT (usually peak level), and the controller 106 compares the level of the output signal OUT against a fixed (reference) level REF. Based on the results of this comparison, the controller 106 can then adjust, with control signal CNTL, the gain of the Variable Gain Amplifier (VGA) to generally maintain level of the output signal OUT. When the AGC circuit 100 is used in a linear signal conditioning device (such as a linear equalizer), the AGC circuit 100 is non-transparent to link training (i.e., the level of the output signal OUT does not respond to level changes in the input signal IN during link training) and may prevent optimal system configuration in terms of bit error rate, power, and electromagnetic interference (EMI). Additionally, limiting (non- linear) devices can distort the transmitter waveform and make it difficult for the receiver Decision Feedback Equalizer (DFE) to recover the data correctly. Thus, there is a need for an improved AGC circuit.
[0003] Some examples of conventional system are described in: U.S. Patent Nos.
6415003, 6421381 and 7050517; U.S. Patent Publ. No. 2003/0016770; and Hidaka et al, "A 4- Channel 1.25-10.3 Gb/s Backplane Transceiver Macro With 35 dB Equalizer and Sign-Based Zero-Forcing Adaptive Control," IEEE J. Solid-State Circuits, Vol. 44, No. 12, December 2009. SUMMARY
[0004] An example embodiment provides an apparatus for equalizing a plurality of channels that is generally transparent to link training. The apparatus comprises a plurality of equalization paths formed by an input circuit, a crossbar, and an output circuit, wherein each equalization path is coupled to at least one of the channels; and a controller having: a gain control loop that receives a first reference voltage and that provides a gain control signal to the input circuit, wherein the gain control loop includes a replica of at least one of the equalization paths; a crossbar loop that receives a second reference voltage and that provides a crossbar control signal to the crossbar; and a driver loop that receives a reference voltage and that provides a driver control signal for the output circuit.
[0005] In an example embodiment, the input circuit further comprises a plurality of variable gain amplifiers (VGAs), wherein each VGA is coupled to at least one of the channels and is coupled to the crossbar.
[0006] In an example embodiment, the output circuit further comprises a plurality of drivers that are each coupled to the crossbar.
[0007] In an example embodiment, the crossbar further comprises a plurality
multiplexers wherein each multiplexer is coupled to each VGA and is coupled to at least one of the drivers.
[0008] In an example embodiment, the gain control loop further comprises: a replica
VGA that receives the first reference voltage; a replica multiplexer that is couple to the replica VGA; a replica driver that is coupled to the replica multiplexer; and a control network that receives the first reference voltage, that is coupled to the replica driver, and that is coupled to each VGA of the input circuit.
[0009] In an example embodiment, the replica multiplexer further comprises a first replica multiplexer, and wherein the control network further comprises a first control network, and wherein the crossbar loop further comprises: a second replica multiplexer receives the second reference voltage; and a second control network that receives the second reference voltage, that is coupled to the second replica multiplexer, and that is coupled to each multiplexer of the crossbar.
[0010] In an example embodiment, the driver loop further comprises: a second replica driver receives the third reference voltage; and a third control network that receives the third reference voltage, that is coupled to the second replica driver, and that is coupled to each driver of the output circuit.
[0011] In an example embodiment, each of the first, second, and third control networks further comprise: a first voltage divider that receives receive one of the first, second, and third reference voltages; a second voltage divider is coupled to one of the first replica driver, the second replica multiplexer, and the second replica driver; and a control signal generator that is coupled between the first and second voltage dividers.
[0012] In an example embodiment, the control signal generator further comprises: a difference amplifier that is coupled to each of the first and second voltage dividers; a filter that is coupled to the difference amplifier; a voltage-to-current (V2I) converter that is coupled to the filter; and a current mirror circuit that is coupled to the V2I converter.
[0013] In an example embodiment, an apparatus is provided. The apparatus comprises a transmitter having a plurality of channels; a transmission medium that is coupled to the transmitter; a receiver that is coupled to the transmission medium, wherein the receiver includes a linear equalizer that equalizes the plurality of channels and that is generally transparent to link training, and wherein the linear equalizer includes: a plurality of equalization paths formed by an input circuit, a crossbar, and an output circuit, wherein each equalization path is coupled to at least one of the channels; and a controller having: a gain control network that receives a first reference voltage and that provides a gain control signal to the input circuit, wherein the gain control network includes a replica of at least one of the equalization paths; a crossbar loop that receives a second reference voltage and that provides a crossbar control signal to the crossbar; and a driver loop that receives a this reference voltage and that provides a driver control signal for the output circuit.
[0014] In an example embodiment, the receiver further comprises a decision feedback equalizer (DFE), and wherein the linear equalizer is coupled between the transmission medium and the DFE.
[0015] In an example embodiment, the apparatus is a lOGBase-KR compliant communication system.
BRIEF DESCRIPTION OF THE DRAWINGS
[0016] FIG. 1 is a diagram of an example of a conventional AGC circuit;
[0017] FIG. 2 is a diagram of an example of a system embodiment;
[0018] FIG. 3 is a diagram of an example of the linear equalizer of FIG. 2;
[0019] FIG. 4 is a diagram of an example of the controller of FIG. 3;
[0020] FIG. 5 is a diagram of an example of control signal generator of FIG. 4; and
[0021] FIG. 6 is a diagram depicting the function of the linear equalizer of FIG. 3. DETAILED DESCRIPTION OF EXAMPLE EMBODIMENTS
[0022] FIG. 2 illustrates an example of a communication system 200 embodiment implementing principles of the invention. This communication system 200 can, for example, be an Ethernet system compliant with the standards set forth in Institute of Electrical and
Electronics Engineers (IEEE) 802.3ba, dated June 17, 2010, and/or IEEE 802.3ap dated June 25, 2010. Preferably, this system 200 can be compliant with lOGBase-KR (which is associated with these standards). Additionally, each of these standards is incorporated herein by reference for all purposes. This system 200 generally includes a transmitter 202 that can include several channels (i.e., 4 channels), a transmission medium 204 (which can be an Ethernet cable), and a receiver 206. The receiver generally includes a linear equalizer 206 and DFE 208 that can compensate (for example) for EMI and inter-symbol interference (ISI).
[0023] The linear equalizer 206 can be seen in greater detail in FIG. 3. As shown, the equalizer 206 generally includes equalization paths 301-1 to 301-N, where each equalization path 301-1 to 301-N generally corresponds to one of the channels. These paths 301-1 to 301-N are formed by portions of an input circuit 302, crossbar 304, and output circuit 306. Namely, the input circuit includes variable gain amplifiers (VGAs) 308-1 to 308-N (which each generally correspond to at least one of the channels), and the output circuit 306 generally includes drivers 310-1 to 310-N (which, again, each generally corresponds to at least one of the channels). The crossbar 304 generally includes multiplexers that are each coupled to each of the VGAs 308-1 to 308-N and to a driver 310-1 to 310-N so as to be generally associated with one of the channels. For the sake of simplicity of the drawings, the details of the crossbar 304 are not shown, and use of the crossbar 304 allows for dynamically reconfigurable equalization paths.
[0024] Also included within the linear equalizer 206 is a controller 312, which is shown in greater detail in FIG. 4. As shown, the controller 312 is generally comprised of a VGA loop 402, a crossbar loop 404, and a driver loop 406 (as well as other components that have been omitted for the sake of simplicity). Each of these loops 402, 404, and 406 is a replica of at least a portion of at least one of the equalization paths 301-1 to 301-N. This means that the components of these loops 402, 404, and 406 have components that are scaled down to reduce power/area, but and have gains equal or proportional components within the equalization paths 301-1 to 301-N. Specifically, the VGA loop is generally comprised of a replica VGA 410 (which can be a replica of at least one of VGAs 308-1 to 308-N), a replica multiplexer 412-1 (which can be a replica of at least one of the multiplexers of the crossbar 304), and a replica driver 412-1 (which can be a replica of at least one of the drivers 310-1 to 310-N). The crossbar loop 404 includes a replica multiplexer 412-2, and the driver loop generally includes a replica driver 414. Each of these loops 402, 404, and 406 also includes a control network 401-1 to 401- 3, respectively, that employ a voltage dividers 416-1 to 416-3 and 420-1 to 420-3 and control signal generators 418-1 to 418-1 to 418-3.
[0025] In operation, these loops 402, 404, and 406 compare the output level to the input level (rather than the reference level) to generally maintain the channel gain (rather than the output level), which allows link training to be transparent. A reference voltage for each of these loops 402, 404, and 406 is generated by reference circuits 408-1 to 408-3 (which are typically bandgap circuits). The VGA loop 402 can then generate a gain control signal to adjust the gains of VGAs 308-1 to 308-N (where there is usually one signal for each VGA 308-1 to 308-N) and generally functions as the main AGC loop to (for example) remove residual errors from the equalization paths 310-1 to 310-N due to the finite loop gain. The crossbar loop 402 can generate a crossbar control signal to adjust the gains of multiplexers within the crossbar 304 (where there is usually one signal for each multiplexer), functioning generally as a nested AGC loop, and the driver loop 406 can generate a driver control signal to adjust the gains of drivers 310-1 to 310-N, (where there is usually one signal for each driver 310-1 to 310-N), functioning generally as a nested AGC loop. By using these three loops 402, 404, and 406, gain control can be maintained over process, supply voltage, and process variation, and, by employing the nested AGC loops, in particular, gain variation of each stage can be controlled while not introducing excessive noise amplification and non-linearity. Additionally, with the nested (localized) control loops, the gains are independent of configuration of equalization paths 301-1 to 301 -N.
[0026] In order to generate the control signals from control networks 401-1 to 401-3, control signal generators 418-1 to 418-3 (which can be seen in greater detail in FIG. 5 and which are hereinafter referred to as 418) make comparisons between the input and output levels.
Namely, the control signal generator 418 uses a difference amplifier 502 that compares the levels between the input and output signals (after passing through dividers 416-1 to 416-3 and 420-1 to 420-3). This difference is then filtered with filter 504 (which can, for example, be a low pass resistor-capacitor filter and which assists in maintaining loop stability) and converted to a current with voltage-to-current (V2I) converter 506. Using the current (which is proportional to the difference between the input and output levels), current mirror circuit 508 can generate currents used to control the gains of the VGAs 308-1 to 308-N, multiplexers, or driver 310-1 to 310-N, as appropriate. The control currents are also more immune to local ground fluctuation than control voltages.
[0027] Turning now to FIG. 6, a comparison between the system 200 with and without gain control can be seen. As shown, the ratio between input and output voltage (i.e. gain) for the system 200 with gain control is much less variant than without gain control over a broad range. It should also be noted that the circuits of FIGS. 3-5 depict a differential arrangement, but it is also possible to employs the equalizer 206 in a single ended system.
[0028] Those skilled in the art to which the invention relates will appreciate that modifications may be made to the described embodiments, and also that many other
embodiments are possible, within the scope of the claimed invention.

Claims

CLAIMS What is claimed is:
1. An apparatus for equalizing a plurality of channels that is generally transparent to link training, the apparatus comprising:
a plurality of equalization paths formed by an input circuit, a crossbar, and an output circuit, wherein each equalization path is coupled to at least one of the channels; and
a controller having:
a gain control loop that receives a first reference voltage and that provides a gain control signal to the input circuit, wherein the gain control loop includes a replica of at least one of the equalization paths;
a crossbar loop that receives a second reference voltage and that provides a crossbar control signal to the crossbar; and
a driver loop that receives a this reference voltage and that provides a driver control signal for the output circuit.
2. The apparatus of Claim 1, wherein the input circuit further comprises a plurality of variable gain amplifiers (VGAs), wherein each VGA is coupled to at least one of the channels and is coupled to the crossbar.
3. The apparatus of Claim 2, wherein the output circuit further comprises a plurality of drivers that are each coupled to the crossbar.
4. The apparatus of Claim 3, wherein the crossbar further comprises a plurality multiplexers wherein each multiplexer is coupled to each VGA and is coupled to at least one of the drivers.
5. The apparatus of Claim 4, wherein the gain control loop further comprises:
a replica VGA that receives the first reference voltage;
a replica multiplexer that is couple to the replica VGA;
a replica driver that is coupled to the replica multiplexer; and a control network that receives the first reference voltage, that is coupled to the replica driver, and that is coupled to each VGA of the input circuit.
6. The apparatus of Claim 5, wherein the replica multiplexer further comprises a first replica multiplexer, and wherein the control network further comprises a first control network, and wherein the crossbar loop further comprises:
a second replica multiplexer receives the second reference voltage; and
a second control network that receives the second reference voltage, that is coupled to the second replica multiplexer, and that is coupled to each multiplexer of the crossbar.
7. The apparatus of Claim 6, wherein the driver loop further comprises:
a second replica driver receives the third reference voltage; and
a third control network that receives the third reference voltage, that is coupled to the second replica driver, and that is coupled to each driver of the output circuit.
8. The apparatus of Claim 7, wherein each of the first, second, and third control networks further comprise:
a first voltage divider that receives receive one of the first, second, and third reference voltages;
a second voltage divider is coupled to one of the first replica driver, the second replica multiplexer, and the second replica driver; and
a control signal generator that is coupled between the first and second voltage dividers.
9. The apparatus of Claim 8, wherein the control signal generator further comprises: a difference amplifier that is coupled to each of the first and second voltage dividers; a filter that is coupled to the difference amplifier;
a voltage-to-current (V2I) converter that is coupled to the filter; and
a current mirror circuit that is coupled to the V2I converter.
10. An apparatus comprising:
a transmitter having a plurality of channels; a transmission medium that is coupled to the transmitter;
a receiver that is coupled to the transmission medium, wherein the receiver includes a linear equalizer that equalizes the plurality of channels and that is generally transparent to link training, and wherein the linear equalizer includes:
a plurality of equalization paths formed by an input circuit, a crossbar, and an output circuit, wherein each equalization path is coupled to at least one of the channels; and
a controller having:
a gain control loop that receives a first reference voltage and that provides a gain control signal to the input circuit, wherein the gain control loop includes a replica of at least one of the equalization paths;
a crossbar loop that receives a second reference voltage and that provides a crossbar control signal to the crossbar; and
a driver loop that receives a this reference voltage and that provides a driver control signal for the output circuit.
11. The apparatus of Claim 10, wherein the input circuit further comprises a plurality of VGAs, wherein each VGA is coupled to at least one of the channels and is coupled to the crossbar.
12. The apparatus of Claim 11, wherein the output circuit further comprises a plurality of drivers that are each coupled to the crossbar.
13. The apparatus of Claim 12, wherein the crossbar further comprises a plurality multiplexers wherein each multiplexer is coupled to each VGA and is coupled to at least one of the drivers.
14. The apparatus of Claim 13, wherein the gain control loop further comprises:
a replica VGA that receives the first reference voltage;
a replica multiplexer that is couple to the replica VGA;
a replica driver that is coupled to the replica multiplexer; and a control network that receives the first reference voltage, that is coupled to the replica driver, and that is coupled to each VGA of the input circuit.
15. The apparatus of Claim 14, wherein the replica multiplexer further comprises a first replica multiplexer, and wherein the control network further comprises a first control network, and wherein the crossbar loop further comprises:
a second replica multiplexer receives the second reference voltage; and
a second control network that receives the second reference voltage, that is coupled to the second replica multiplexer, and that is coupled to each multiplexer of the crossbar.
16. The apparatus of Claim 15, wherein the driver loop further comprises:
a second replica driver receives the third reference voltage; and
a third control network that receives the third reference voltage, that is coupled to the second replica driver, and that is coupled to each driver of the output circuit.
17. The apparatus of Claim 16, wherein each of the first, second, and third control networks further comprise:
a first voltage divider that receives receive one of the first, second, and third reference voltages;
a second voltage divider is coupled to one of the first replica driver, the second replica multiplexer, and the second replica driver; and
a control signal generator that is coupled between the first and second voltage dividers.
18. The apparatus of Claim 17, wherein the control signal generator further comprises:
a difference amplifier that is coupled to each of the first and second voltage dividers; a filter that is coupled to the difference amplifier;
a voltage-to-current (V2I) converter that is coupled to the filter; and
a current mirror circuit that is coupled to the V2I converter.
19. The apparatus of Claim 18, wherein the transmitter further comprises a decision feedback equalizer (DFE), and wherein the linear equalizer is coupled between the transmission medium and the DFE.
20. The apparatus of Claim 19, wherein the apparatus is a lOGBase-KR compliant communication system.
PCT/US2012/062413 2011-10-28 2012-10-29 Linear system for link training Ceased WO2013063565A1 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
CN201280053025.7A CN103891230B (en) 2011-10-28 2012-10-29 A device for equalizing multiple channels transparent to link training and a communication system
JP2014539108A JP6060169B2 (en) 2011-10-28 2012-10-29 Linear system for link training

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US13/284,690 2011-10-28
US13/284,690 US8681848B2 (en) 2011-10-28 2011-10-28 Linear system for link training

Publications (1)

Publication Number Publication Date
WO2013063565A1 true WO2013063565A1 (en) 2013-05-02

Family

ID=48168639

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2012/062413 Ceased WO2013063565A1 (en) 2011-10-28 2012-10-29 Linear system for link training

Country Status (4)

Country Link
US (1) US8681848B2 (en)
JP (1) JP6060169B2 (en)
CN (1) CN103891230B (en)
WO (1) WO2013063565A1 (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11792361B2 (en) * 2020-11-12 2023-10-17 Texas Instruments Incorporated Redriver capable of switching between linear and limited modes
EP4513490A4 (en) * 2022-06-23 2025-08-13 Changxin Memory Tech Inc DATA RECEIVING CIRCUIT, DATA RECEIVING SYSTEM AND STORAGE DEVICE
EP4325495B1 (en) 2022-06-23 2025-09-03 Changxin Memory Technologies, Inc. Data receiving circuit, data receiving system and storage apparatus

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060188043A1 (en) * 2005-01-20 2006-08-24 Zerbe Jared L High-speed signaling systems with adaptable pre-emphasis and equalization
US7180941B2 (en) * 2001-09-19 2007-02-20 Gennum Corporation Transmit amplitude independent adaptive equalizer
US20090304066A1 (en) * 2008-06-06 2009-12-10 Lsi Corporation Systems and Methods for Speculative Signal Equalization
US20100194478A1 (en) * 2007-07-20 2010-08-05 Xavier Maillard Equalizer filter with mismatch tolerant detection mechanism for lower and higher frequency gain loops
US20110170632A1 (en) * 2010-01-08 2011-07-14 Broadcom Corporation Digital Up-Converter and N-Channel Modulator With Flexible Association of QAM Generation Resources to Narrowcast and Broadcast Frequencies

Family Cites Families (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6165551A (en) * 1984-09-06 1986-04-04 Nec Corp Timing phase controller
US5272449A (en) * 1991-01-09 1993-12-21 Kikusui Electronics Corporation Vertical amplifier system for multitrace oscilloscope and method for calibrating the same
US6353629B1 (en) * 1997-05-12 2002-03-05 Texas Instruments Incorporated Poly-path time domain equalization
US6904110B2 (en) 1997-07-31 2005-06-07 Francois Trans Channel equalization system and method
US6115418A (en) 1998-02-09 2000-09-05 National Semiconductor Corporation Simplified equalizer for twisted pair channel
JP2000082937A (en) * 1998-09-07 2000-03-21 Hitachi Ltd Time division analog filter control method and magnetic disk system
US6415003B1 (en) 1998-09-11 2002-07-02 National Semiconductor Corporation Digital baseline wander correction circuit
JP2001224100A (en) * 2000-02-14 2001-08-17 Pioneer Electronic Corp Automatic sound field correction system and sound field correction method
US7050517B1 (en) 2000-04-28 2006-05-23 National Semiconductor Corporation System and method suitable for receiving gigabit ethernet signals
JP4676646B2 (en) * 2001-05-11 2011-04-27 ルネサスエレクトロニクス株式会社 Impedance adjustment circuit and semiconductor device
US7242868B2 (en) * 2003-06-10 2007-07-10 Soto Alexander I System and method for performing high-speed communications over fiber optical networks
JP4480606B2 (en) * 2005-03-18 2010-06-16 富士通株式会社 Data receiving apparatus and adaptive equalization circuit
KR100695010B1 (en) * 2005-12-09 2007-03-14 한국전자통신연구원 Optimal Signal Selection Device Using Auxiliary Equalization in Diversity Receiver and Its Method
US7489186B2 (en) * 2006-01-18 2009-02-10 International Rectifier Corporation Current sense amplifier for voltage converter
US7746969B2 (en) * 2006-03-28 2010-06-29 Entropic Communications, Inc. High definition multi-media interface
KR100772700B1 (en) * 2006-06-29 2007-11-02 주식회사 하이닉스반도체 A memory device having a bit line equalizer in a cell array, and a method for disposing a bit line equalizer in a cell array.
CN101374124B (en) * 2008-09-27 2011-11-30 上海微电子装备有限公司 Channel gain digital equalizing self-adapting calibration system and method
JP5388189B2 (en) * 2009-05-12 2014-01-15 Ｋｄｄｉ株式会社 Network equipment
CN102014088A (en) * 2010-11-24 2011-04-13 信源通科技（西安）有限公司 Method for assisting channel equalization by using automatic gain control (AGC) adjustment factors

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7180941B2 (en) * 2001-09-19 2007-02-20 Gennum Corporation Transmit amplitude independent adaptive equalizer
US20060188043A1 (en) * 2005-01-20 2006-08-24 Zerbe Jared L High-speed signaling systems with adaptable pre-emphasis and equalization
US20100194478A1 (en) * 2007-07-20 2010-08-05 Xavier Maillard Equalizer filter with mismatch tolerant detection mechanism for lower and higher frequency gain loops
US20090304066A1 (en) * 2008-06-06 2009-12-10 Lsi Corporation Systems and Methods for Speculative Signal Equalization
US20110170632A1 (en) * 2010-01-08 2011-07-14 Broadcom Corporation Digital Up-Converter and N-Channel Modulator With Flexible Association of QAM Generation Resources to Narrowcast and Broadcast Frequencies

Also Published As

Publication number Publication date
US8681848B2 (en) 2014-03-25
JP6060169B2 (en) 2017-01-11
US20130107933A1 (en) 2013-05-02
JP2015501599A (en) 2015-01-15
CN103891230A (en) 2014-06-25
CN103891230B (en) 2017-07-11

Similar Documents

Publication Publication Date Title
US6956914B2 (en) Transmit amplitude independent adaptive equalizer
KR100191738B1 (en) Equalizer with line length detection
JP5026498B2 (en) Signal conditioning receiver network
US9917707B2 (en) Adaptive cascaded equalization circuits with configurable roll-up frequency response for spectrum compensation
US20140050260A1 (en) Switched continuous time linear equalizer with integrated sampler
KR101131643B1 (en) Continuous time-decision feedback equalizer
US11228823B2 (en) Optical receiver
US12224718B2 (en) Transimpedance amplifiers
US7065134B2 (en) Adaptive equalizer with large data rate range
US10263811B2 (en) Equalizing device, equalizing method, and signal transmitting device
US10122472B2 (en) Apparatus and method for recovering data at an optical receiver with automatic tuning
JP6060169B2 (en) Linear system for link training
CN118044159A (en) Method and apparatus for CTLE equalizer adaptation based on samples from an error slicer
US8085839B2 (en) Adaptive equalization system and method having a lock-up-free quantized feedback DC restoration circuit
US5987065A (en) Adaptive equalizer
US7440525B2 (en) Dynamic range signal to noise optimization system and method for receiver
Gimeno et al. A 2.5-Gb/s multi-rate continuous-time adaptive equalizer for short reach optical links
JP2015501599A5 (en)
JP2001016145A (en) Frequency response correction device for wireless communication equipment
US20260058849A1 (en) Continuous time linear equalizer employing current-reuse and current-stealing architecture
Maekawa et al. Tunable pre-emphasis architecture for downstream data in long-haul PON systems
Lee et al. A 0.18 µm CMOS 3.125-Gb/s Digitally Controlled Adaptive Line Equalizer with Feed-Forward Swing Control for Backplane Serial Link
KR20180024377A (en) Receiver resilient to noise input

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 12844227

Country of ref document: EP

Kind code of ref document: A1

ENP Entry into the national phase

Ref document number: 2014539108

Country of ref document: JP

Kind code of ref document: A

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 12844227

Country of ref document: EP

Kind code of ref document: A1