WO2011098466A1 - Method for detecting a synchronization failure of a transparent clock and related protection schemes - Google Patents
Method for detecting a synchronization failure of a transparent clock and related protection schemes Download PDFInfo
- Publication number
- WO2011098466A1 WO2011098466A1 PCT/EP2011/051864 EP2011051864W WO2011098466A1 WO 2011098466 A1 WO2011098466 A1 WO 2011098466A1 EP 2011051864 W EP2011051864 W EP 2011051864W WO 2011098466 A1 WO2011098466 A1 WO 2011098466A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- synchronization
- transparent clock
- path
- slave
- time
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/02—Details
- H04J3/14—Monitoring arrangements
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/04—Speed or phase control by synchronisation signals
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/02—Details
- H04J3/06—Synchronising arrangements
- H04J3/0635—Clock or time synchronisation in a network
- H04J3/0638—Clock or time synchronisation among nodes; Internode synchronisation
- H04J3/0658—Clock or time synchronisation among packet nodes
- H04J3/0661—Clock or time synchronisation among packet nodes using timestamps
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/02—Details
- H04J3/06—Synchronising arrangements
- H04J3/0635—Clock or time synchronisation in a network
- H04J3/0638—Clock or time synchronisation among nodes; Internode synchronisation
- H04J3/0658—Clock or time synchronisation among packet nodes
- H04J3/0673—Clock or time synchronisation among packet nodes using intermediate nodes, e.g. modification of a received timestamp before further transmission to the next packet node, e.g. including internal delay time or residence time into the packet
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/02—Details
- H04J3/06—Synchronising arrangements
- H04J3/0635—Clock or time synchronisation in a network
- H04J3/0638—Clock or time synchronisation among nodes; Internode synchronisation
- H04J3/0641—Change of the master or reference, e.g. take-over or failure of the master
Definitions
- the invention relates to a method for detecting a synchronization failure of a transparent clock with related protection schemes.
- transparent clocks are associated to respective network elements - e.g. routers or switches - along a communication path between a master server and a client, called thereafter respectively as “Mas- ter” and “Slave", the former transmitting time-stamped packets to the latter along said communication path.
- network elements e.g. routers or switches - along a communication path between a master server and a client, called thereafter respectively as “Mas- ter” and “Slave”
- time-stamped packets also called “time control packets” or "control packets”.
- transparent clocks can measure and correct traversed network element residence times (end-to-end trans- parent clocks) or both link delays and network element residence times (peer-to-peer transparent clock).
- the standard IEEE 1588V2 also called Precision Time Protocol release 2 nd version or PTPV2
- IEEE Institute of Electrical and Electron- ics Engineers
- corrective/proactive operations can be performed by having the failed/failing part of the transparent clock being automatically replaced by an internal backup part and/or by having the failed/falling transparent clock sending a "FAULT" message to a remote synchronization manager which can set-up a backup synchronization path.
- a reference clock might be used to control the transparent clock frequency deviation.
- This reference clock could be embedded either locally - i.e. either within the transparent clock or within an associated network element - or in an external synchronization signal, such as a retimed bit stream.
- a locking system might be able to detect any deviation between the frequency carried by the retimed signal and the frequency gen- erated by the local oscillator of the transparent clock.
- the invention provides at least one method for detecting a transparent clock fail- ure and related protection mechanisms within an acceptable cost scheme, either in the framework of internally detected failures (e.g. a port failure) and/or in the framework of externally detected failures.
- the present invention relates to a method for detecting and managing a synchronization failure of a transparent clock used in a packet network in order to determine and correct residence time of time- stamped packets within a traversed element of said network, the transparent clock being part of a Master/Slave synchronization path comprising a plural- ity of network elements and their associated transparent clocks, wherein it comprises the following steps:
- an efficient automated protection mechanism of the synchronization topology is achieved while considering relatively poor transparent clock and/or Slave requirements in term of frequency stability.
- the invention is cost-efficient.
- the invention provides a very short reconfiguration time at the Slave level which allows for significantly relaxing the stability requirements of the Slave clock and thus its cost.
- a back-up path approach monitored by a Slave avoids a redundancy scheme implying multiple transparent clocks.
- the invention delivers the required protection requirements of a transparent clock taking advantage of the synchronization topology in a cost- efficient way.
- the method further comprises the step of having the Slave requesting, to the Master and/or to a synchronization management server, the set-up of la new synchronization path in addition to said different synchronization paths in order to determine the failure within a transparent clock of a failing synchronization path.
- the invention further comprises the step for the Slave to transmit the detected failure to the synchronization management server. In one embodiment, the invention further comprises the step for the failed transparent clock to transmit the detected failure to the synchronization management server.
- the invention further comprises the step for the synchronization management server to replace the failed synchronization path by a pre-provisioned or a newly established synchronization path.
- a transparent clock status descriptor is embedded in time stamped packets so that a transparent clock indicates to the Slave an internal failure within said time stamped packets.
- the transparent clock status is indicated in a new
- TLV Type Length Value
- the new Type Length Value like descriptor contains a counter which is modified at each traversed non failed transparent clock.
- the new Type Length Value like descriptor allows for determining the failed transparent clock within the synchronization path.
- the invention also relates to a Slave, aimed to detect and manage a synchronization failure of a transparent clock used in a packet network in order to determine and correct a residence time of time-stamped packets through an element of said network, the transparent clock being part of a Master/Slave synchronization path comprising a plurality of network elements and their associated transparent clocks, characterized in that it comprises the following means:
- Figure 1 represents a packet network implementing a method according to the invention
- Figure 2 represents the packet network of figure 1 wherein transparent clocks operate correctly
- Figure 3 represents the packet network of figure 1 wherein a transparent clock presents a failure.
- a packet network 100 comprises transparent clocks 102i , 102 2 , ...,102 7 in order to determine and correct the transmission delay of data packets through elements 104i , 104 2 , ...104 7 of said network 100.
- each network element 104 is associated to a trans- parent clock 102, whose function mainly consists in measuring the network element resident time of time-stamped packets transmitted between a Master 106 and a Slave 108 through at least one path 1 10 or 1 12.
- control packets and pair of Master 106/ Slave 108 operate accordingly to the IEEE 1588V2 protocol already men- tioned.
- Transparent clocks 102 1 ; 102 2 , ...102 7 operations, according to said protocol IEEE 1588V2, are dedicated to fight out the packet jitter - i.e. the Packet Delay Variations (PDVs) - within the network 100 as well as the PDV-induced communication path delay asymmetry, often mentioned as "network noise", whereby the communication delay of one PTPV2 message in one direction (e.g. from Master 106 to Slave 108) significantly differs from the delay of a related PTPV2 message (i.e. with the same sequence number) in the opposite direction (e.g. from Slave 108 to Master 106), which is inherent to PSNs ("two-ways" approach).
- PDNs Packet Delay Variations
- each transparent clock implements the first and/or the second aspect of the invention described herein below since each aspect might be used independently from each other:
- control packets are transmitted from the Master 106 to the Slave 108 through different synchroniza- tion paths 1 10 and 1 12 so that the Slave 108 can obtain multiple time signals transmitted through said different paths 1 10 and 1 12.
- the Slave can conclude to a failure event within a transparent clock of one synchronization path if the time signal provided by said path significantly differs from the others as described thereafter.
- the Slave 108 transmits a detected failure to a synchronization manager 1 14 of the network so that, for instance, said synchronization manager establishes a new synchronization path in order to determine, or isolate, the failed/failing synchronization path.
- the Slave 108 has the ability to compare the time signals computed from information provided by respective path(s) so that, if the time provided by one path starts to strongly diverge - on the basis of a time offset threshold - from the same/similar time provided by the other paths, then the slave server 108 can conclude that said diverging path is failed/failing.
- the Slave 108 might not be able to isolate the faulty path. It can however send an "Alarm" message to the synchronization manager 1 14 which can then take appropriate action to set-up a 3rd synchronization path which is required to detect and eventually replace the faulty path.
- the Slave 108 can isolate the failed/failing path and thus can have it torn down (e.g. by the network management system).
- This aspect of the invention should particularly be applied in the case of a slow transparent clock degradation - e.g. such as an early aging of the local oscillator - not detected by the transparent clock itself.
- the detection mechanism of slow synchronization path failures due to a transparent clock or other still allows for using "light” (ie low-cost) clocks for the slave, as these latter don't have to embed a local stable (and expensive) frequency reference.
- said failed/failing transparent clock can, in parallel or alternatively to the Slave 108, transmit the failure event alarm to the synchronization manager 1 14 of the network.
- a transparent clock status descriptor is embedded in the control packets (time-stamped packets) so that a transparent clock can reveal to the Slave an internal failure through said control packets (by an absence of action).
- transparent clock status might be a Type Length Value field transported within control messages.
- such descriptor 200 is a value "Id" decremented by 1 by each traversed non failed/failing transparent clock.
- the value of the descriptor represents, at the Master 106 level, the total number of transparent clocks deployed along the considered Master/Slave communication path. During normal operations, the descriptor value should be equal to zero at the Slave level.
- a non-null value indicates to the Slave 108 a failure event 300 (figure 3) occurring on the related synchronization path.
- the descriptor might comprise, as in this embodiment, a -"Transparent Clock failed indicator- FID", for instance a one bit of a synchronization message, which allows for pointing out the failing transparent clock 102 6 within the synchronization path.
- the nth transparent clock changes the FID status (typically a Boolean value) in order to prevent other subsequent transparent nodes decrementing the Id status. Consequently the Id value received at the slave level provides the position of the failed slave clock within the Master/slave communication path.
- FID status typically a Boolean value
- the different aspects of the invention particularly cover the mobile network application demonstrating stringent frequency and time requirements (microsecond accuracy) at the slave level.
- a full Transparent Clock deployment is one viable approach for addressing such an issue.
- the maximum cumulated time correction error in the 100ns range, is then far below the s target.
- transparent clock measurement requirements are achievable with low-cost oscillators.
- the frequency accuracy requirement (mandatory for a large set of wireless technologies) could be met by a single derivation of the time information.
- the time measurement error could be reduced, for instance, by integrating the time information over a given number N of IEEE 1588V2 packets so that the error/noise is then corrected by a (N) "1 2 ratio (more generally, filtering techniques can be used as well).
- this proposal assumes a TC implemented on every NE within the PSN but, depending on the embodiments, this "full deployment" implementation might not be required.
- the invention might be derived according to different embodiments.
- multiple paths monitoring of the first aspect of the invention might allow for a load balancing of sent synchronization messages from the Master to the Slave, (e.g. odd sequence Sync messages sent over path 1 and even sequence Sync messages sent over path 2).
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
- Data Exchanges In Wide-Area Networks (AREA)
- Maintenance And Management Of Digital Transmission (AREA)
Abstract
Description
Claims
Priority Applications (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020127023513A KR101557185B1 (en) | 2010-02-10 | 2011-02-09 | Method for detecting a synchronization failure of a transparent clock and related protection schemes |
CN2011800087226A CN102754370A (en) | 2010-02-10 | 2011-02-09 | Method for detecting a synchronization failure of a transparent clock and related protection schemes |
US13/509,459 US9300422B2 (en) | 2010-02-10 | 2011-02-09 | Method for detecting a synchronization failure of a transparent clock and related protection schemes |
KR1020147021770A KR101517746B1 (en) | 2010-02-10 | 2011-02-09 | Method for detecting a synchronization failure of a transparent clock and related protection schemes |
JP2012552375A JP5525068B2 (en) | 2010-02-10 | 2011-02-09 | Method and associated protection scheme for detecting transparent clock synchronization failure |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP10153237.2A EP2367309B1 (en) | 2010-02-10 | 2010-02-10 | Method for detecting a synchronization failure of a transparent clock and related protection schemes |
EP10153237.2 | 2010-02-10 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2011098466A1 true WO2011098466A1 (en) | 2011-08-18 |
Family
ID=42157763
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/EP2011/051864 WO2011098466A1 (en) | 2010-02-10 | 2011-02-09 | Method for detecting a synchronization failure of a transparent clock and related protection schemes |
Country Status (6)
Country | Link |
---|---|
US (1) | US9300422B2 (en) |
EP (1) | EP2367309B1 (en) |
JP (1) | JP5525068B2 (en) |
KR (2) | KR101517746B1 (en) |
CN (1) | CN102754370A (en) |
WO (1) | WO2011098466A1 (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2014533918A (en) * | 2011-11-30 | 2014-12-15 | ゼットティーイー コーポレイション | Method and apparatus for detecting error of 1588 hours between network elements |
WO2014206448A1 (en) * | 2013-06-25 | 2014-12-31 | Siemens Aktiengesellschaft | Failsafe distribution of synchronization messages |
JP2015533040A (en) * | 2012-09-19 | 2015-11-16 | アルカテル−ルーセント | Method for managing and maintaining accurate time distribution in a network in the event of a failure |
US20190020463A1 (en) * | 2016-03-18 | 2019-01-17 | Huawei Technologies Co., Ltd. | Method for Updating Clock Synchronization Topology, Method for Determining Clock Synchronization Path, and Device |
Families Citing this family (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
IL217232A0 (en) * | 2011-12-27 | 2012-03-29 | Eci Telecom Ltd | Technique for monitoring and management of data networks |
CN102546009B (en) * | 2012-01-17 | 2014-12-24 | 华为技术有限公司 | Optical fiber symmetry detecting method and device |
EP2712100A1 (en) * | 2012-09-19 | 2014-03-26 | Alcatel Lucent | Method for switching from a one-way into a two-way signalling mode as a protection scheme for the distribution of time and frequency over a packet switched network |
WO2014107717A1 (en) * | 2013-01-07 | 2014-07-10 | Microsemi Frequency And Time Corporation | Universal asymmetry correction for packet timing protocols |
CN103312428B (en) * | 2013-05-23 | 2016-01-27 | 华为技术有限公司 | For the method and apparatus of precision clock protocol synchronization network |
US9760114B1 (en) * | 2014-01-03 | 2017-09-12 | Juniper Networks, Inc. | Systems and methods for improving clock synchronization between master and slave devices |
JP2017098588A (en) * | 2014-02-20 | 2017-06-01 | 日本電気株式会社 | Communication system, radio communication device, and radio communication method |
US10931434B2 (en) * | 2015-08-27 | 2021-02-23 | Nec Corporation | Relay apparatus, communication system, and failure detection method |
KR101973264B1 (en) * | 2017-06-30 | 2019-04-26 | 명지대학교 산학협력단 | Clocks timing fault recovery method and apparatus in precision time protocol system |
US11018789B2 (en) * | 2018-07-16 | 2021-05-25 | Khalifa University of Science and Technology | End-to-end transparent clocks and methods of estimating skew in end-to-end transparent clocks |
CN112350951B (en) * | 2019-08-09 | 2024-01-26 | 诺基亚通信公司 | PTP clock and method for load bearing processing |
US11336383B2 (en) * | 2020-06-24 | 2022-05-17 | Mellanox Technologies, Ltd. | Packet scheduling system with desired physical transmission time for packets |
WO2022089754A1 (en) * | 2020-10-30 | 2022-05-05 | Nokia Technologies Oy | Apparatus, methods, and computer programs |
Family Cites Families (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH11275077A (en) * | 1998-03-20 | 1999-10-08 | Fujitsu Ltd | ATM network system and method for changing clock supply route thereof |
US6711411B1 (en) | 2000-11-07 | 2004-03-23 | Telefonaktiebolaget Lm Ericsson (Publ) | Management of synchronization network |
US7165107B2 (en) * | 2001-01-22 | 2007-01-16 | Sun Microsystems, Inc. | System and method for dynamic, transparent migration of services |
US7174390B2 (en) * | 2001-04-20 | 2007-02-06 | Egenera, Inc. | Address resolution protocol system and method in a virtual network |
US7426573B2 (en) | 2001-12-12 | 2008-09-16 | Alcatel Lucent | System and method for providing service availability data for a communication network |
CN101124567A (en) | 2005-01-06 | 2008-02-13 | 特维拉有限公司 | Caching engine in a messaging system |
US7944814B2 (en) | 2006-05-08 | 2011-05-17 | Audiocodes Ltd | Switching between secured media devices |
JP4643501B2 (en) * | 2006-06-14 | 2011-03-02 | 日本電信電話株式会社 | Parallel transmission method and system |
US20080002711A1 (en) | 2006-06-30 | 2008-01-03 | Bugenhagen Michael K | System and method for access state based service options |
US9111088B2 (en) * | 2006-08-14 | 2015-08-18 | Quantum Security, Inc. | Policy-based physical security system for restricting access to computer resources and data flow through network equipment |
US8923141B2 (en) * | 2007-03-16 | 2014-12-30 | Cisco Technology, Inc. | Providing clock synchronization in a network |
CN101286835B (en) * | 2007-04-11 | 2013-03-20 | 华为技术有限公司 | Clock tracing method, device and network element device |
US8902932B2 (en) * | 2008-10-02 | 2014-12-02 | Cortina Systems, Inc. | Systems and methods for a network device to update timing packets to reflect delay |
FR2939587B1 (en) * | 2008-12-09 | 2011-04-08 | Alcatel Lucent | CLOCK FOR A NODE OF A PACKET SWITCHING NETWORK AND ASSOCIATED SYNCHRONIZATION METHOD. |
JP5373185B2 (en) * | 2009-04-21 | 2013-12-18 | アルカテル−ルーセント | Add and drop elements for NTP on-path support and interoperability method between NTP domain and IEEE-1588 protocol domain |
US8619594B2 (en) * | 2009-07-31 | 2013-12-31 | Avaya Inc. | System and method for comparing packet traces for failed and successful communications |
-
2010
- 2010-02-10 EP EP10153237.2A patent/EP2367309B1/en not_active Not-in-force
-
2011
- 2011-02-09 KR KR1020147021770A patent/KR101517746B1/en not_active Expired - Fee Related
- 2011-02-09 WO PCT/EP2011/051864 patent/WO2011098466A1/en active Application Filing
- 2011-02-09 JP JP2012552375A patent/JP5525068B2/en not_active Expired - Fee Related
- 2011-02-09 KR KR1020127023513A patent/KR101557185B1/en not_active Expired - Fee Related
- 2011-02-09 CN CN2011800087226A patent/CN102754370A/en active Pending
- 2011-02-09 US US13/509,459 patent/US9300422B2/en not_active Expired - Fee Related
Non-Patent Citations (3)
Title |
---|
"IEEE Standard for a Precision Clock Synchronization Protocol for Networked Measurement and Control Systems", STANDARD NO.: IEEE STD 1588 (2008) IEEE, USA IEEE NEW YORK, NY, USA, 24 July 2008 (2008-07-24), XP002588173, ISBN: 978-0-7381-5400-8 * |
DINH THAI BUI ET AL: "Packet delay variation management for a better IEEE1588V2 performance", PRECISION CLOCK SYNCHRONIZATION FOR MEASUREMENT, CONTROL AND COMMUNICATION, 2009. ISPCS 2009. INTERNATIONAL SYMPOSIUM ON, IEEE, PISCATAWAY, NJ, USA, 12 October 2009 (2009-10-12), pages 1 - 6, XP031570876, ISBN: 978-1-4244-4391-8 * |
SVEN MEIER ET AL: "IEEE 1588 applied in the environment of high availability LANs", INFORMATION SCIENCES AND SYSTEMS, 2007. CISS '07. 41ST ANNUAL CON FERENCE ON, IEEE, PI, 1 October 2007 (2007-10-01), pages 100 - 104, XP031161286, ISBN: 978-1-4244-1063-7 * |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2014533918A (en) * | 2011-11-30 | 2014-12-15 | ゼットティーイー コーポレイション | Method and apparatus for detecting error of 1588 hours between network elements |
US9331837B2 (en) | 2011-11-30 | 2016-05-03 | Zte Corporation | Method and device for detecting 1588 time error between network elements |
JP2015533040A (en) * | 2012-09-19 | 2015-11-16 | アルカテル−ルーセント | Method for managing and maintaining accurate time distribution in a network in the event of a failure |
WO2014206448A1 (en) * | 2013-06-25 | 2014-12-31 | Siemens Aktiengesellschaft | Failsafe distribution of synchronization messages |
US20190020463A1 (en) * | 2016-03-18 | 2019-01-17 | Huawei Technologies Co., Ltd. | Method for Updating Clock Synchronization Topology, Method for Determining Clock Synchronization Path, and Device |
US10892884B2 (en) * | 2016-03-18 | 2021-01-12 | Huawei Technologies Co., Ltd. | Method for updating clock synchronization topology, method for determining clock synchronization path, and device |
Also Published As
Publication number | Publication date |
---|---|
JP5525068B2 (en) | 2014-06-18 |
KR101557185B1 (en) | 2015-10-02 |
US9300422B2 (en) | 2016-03-29 |
EP2367309B1 (en) | 2016-07-13 |
CN102754370A (en) | 2012-10-24 |
JP2013520057A (en) | 2013-05-30 |
KR101517746B1 (en) | 2015-05-15 |
US20120307845A1 (en) | 2012-12-06 |
KR20140102772A (en) | 2014-08-22 |
KR20120120413A (en) | 2012-11-01 |
EP2367309A1 (en) | 2011-09-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP2367309B1 (en) | Method for detecting a synchronization failure of a transparent clock and related protection schemes | |
US9571216B2 (en) | Method for managing and maintaining an accurate distribution of time in a network when a failure occurs | |
US9813175B2 (en) | Method for detecting timing references affected by a change in path delay asymmetry between nodes in a communication network | |
CN103001720B (en) | Time synchronization method and device | |
EP2333993B1 (en) | Automatic management of timestamp-based synchronisation protocols | |
US8953645B2 (en) | Communication system, communication apparatus and time synchronization method | |
KR101646889B1 (en) | Method for switching from a one-way into a two-way signalling mode as a protection scheme for the distribution of time and frequency over a packet switched network | |
US9749073B2 (en) | Clock recovery in a packet based network | |
CN102237941A (en) | Time synchronization system and method | |
JP2013514688A (en) | Synchronization network configuration with synchronization trail for time synchronization and frequency synchronization | |
Kasztenny et al. | Communications and data synchronization for line current differential schemes | |
WO2015161621A1 (en) | Synchronization failure processing method and system for clock and time synchronization network | |
JP2018088646A (en) | Time synchronization device and time synchronization method | |
CN104066102A (en) | Fault location detection method, system and device for time synchronization system | |
Koskiahde et al. | A sensor network architecture for military and crisis management | |
EP2341649B1 (en) | Frequency synchronization method and system in a communication network | |
MacKay et al. | A novel approach to the adaptation of PTP to an NTP network | |
JP2015211247A (en) | Network device and network system |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WWE | Wipo information: entry into national phase |
Ref document number: 201180008722.6 Country of ref document: CN |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 11702260 Country of ref document: EP Kind code of ref document: A1 |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2012552375 Country of ref document: JP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 13509459 Country of ref document: US |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
ENP | Entry into the national phase |
Ref document number: 20127023513 Country of ref document: KR Kind code of ref document: A |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 11702260 Country of ref document: EP Kind code of ref document: A1 |