WO2011068498A1 - Diversity architecture for a mobile dtv system - Google Patents

Diversity architecture for a mobile dtv system

Info

Publication number
WO2011068498A1
WO2011068498A1 PCT/US2009/006373 US2009006373W WO2011068498A1 WO 2011068498 A1 WO2011068498 A1 WO 2011068498A1 US 2009006373 W US2009006373 W US 2009006373W WO 2011068498 A1 WO2011068498 A1 WO 2011068498A1
Authority
WO
Grant status
Application
Patent type
Prior art keywords
data
stream
digital
block
streams
Prior art date
Application number
PCT/US2009/006373
Other languages
French (fr)
Inventor
Ivonete Markman
Aaron Reel Bouillet
Original Assignee
Thomson Licensing
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date

Links

Classifications

    • HELECTRICITY
    • H03BASIC ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/29Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes combining two or more codes or code structures, e.g. product codes, generalised product codes, concatenated codes, inner and outer codes
    • H03M13/2933Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes combining two or more codes or code structures, e.g. product codes, generalised product codes, concatenated codes, inner and outer codes using a block and a convolutional code
    • HELECTRICITY
    • H03BASIC ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/29Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes combining two or more codes or code structures, e.g. product codes, generalised product codes, concatenated codes, inner and outer codes
    • H03M13/2933Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes combining two or more codes or code structures, e.g. product codes, generalised product codes, concatenated codes, inner and outer codes using a block and a convolutional code
    • H03M13/2936Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes combining two or more codes or code structures, e.g. product codes, generalised product codes, concatenated codes, inner and outer codes using a block and a convolutional code comprising an outer Reed-Solomon code and an inner convolutional code
    • HELECTRICITY
    • H03BASIC ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/29Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes combining two or more codes or code structures, e.g. product codes, generalised product codes, concatenated codes, inner and outer codes
    • H03M13/2945Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes combining two or more codes or code structures, e.g. product codes, generalised product codes, concatenated codes, inner and outer codes using at least three error correction codes
    • HELECTRICITY
    • H03BASIC ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/29Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes combining two or more codes or code structures, e.g. product codes, generalised product codes, concatenated codes, inner and outer codes
    • H03M13/2957Turbo codes and decoding
    • H03M13/296Particular turbo code structure
    • H03M13/2966Turbo codes concatenated with another code, e.g. an outer block code
    • HELECTRICITY
    • H03BASIC ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/37Decoding methods or techniques, not specific to the particular type of coding provided for in groups H03M13/03 - H03M13/35
    • H03M13/3707Adaptive decoding and hybrid decoding, e.g. decoding methods or techniques providing more than one decoding algorithm for one code
    • HELECTRICITY
    • H03BASIC ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/13Linear codes
    • H03M13/15Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes
    • HELECTRICITY
    • H03BASIC ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/13Linear codes
    • H03M13/15Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes
    • H03M13/151Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes using error location or error correction polynomials
    • H03M13/1515Reed-Solomon codes
    • HELECTRICITY
    • H03BASIC ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/27Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques
    • H03M13/2703Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques the interleaver involving at least two directions
    • H03M13/2707Simple row-column interleaver, i.e. pure block interleaving
    • HELECTRICITY
    • H03BASIC ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/27Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques
    • H03M13/2732Convolutional interleaver; Interleavers using shift-registers or delay lines like, e.g. Ramsey type interleaver

Abstract

An apparatus for receiving a digital data stream includes a demodulator that receives a digital data stream including alternating information and parity blocks. The apparatus demodulates the digital stream. An equalizer compensates for distortions in the digital data stream to generate a compensated digital data stream. A delay buffer generates a first stream of digital data representing the compensated digital data stream and a second stream of digital data representing the compensated digital data stream delayed for a predetermined period of time. A forward error correction block receives and processes the first and second streams of digital data from the delay buffer, and outputs an error corrected stream of digital data. A transport block receives and processes the error corrected stream from the forward error correction block for display.

Description

DIVERSITY ARCHITECTURE FOR A MOBILE DTV SYSTEM

FIELD

[0001] The present arrangement relates to mobile DTV systems and more specifically to a diversity architecture for a time diversity mobile DTV system.

BACKGROUND

[0002] The Advanced Television Systems Committee (ATSC) standard for Digital Television (DTV) in the United States requires an 8-Vestigial Sideband (VSB) transmission system which includes Forward Error Correction (FEC) as a means of improving the system performance. The FEC system consists of a Reed-Solomon encoder, followed by a byte interleaver, and a trellis encoder on the transmitter side. At the receiver end, there is a corresponding trellis decoder, byte deinterleaver and Reed- Solomon decoder. The ATSC-DTV standard is document A53.doc, dated September 16, 1995 produced by the United States Advanced Television Systems Committee. Figure 1 shows a simplified block diagram of the DTV transmitter and receiver, emphasizing the FEC system.

[0003] The ATSC has started a study group to create a new M/H (mobile/handheld) DTV standard that is backwards compatible with the current DTV standard (A/53), more robust, more flexible, and provides expanded services to customers utilizing mobile and handheld devices. The new proposals have added a new layer of FEC coding and more powerful decoding algorithms to decrease the Threshold of Visibility (TOV).

[0004] The added layer of FEC coding requires decoding techniques such as turbo decoding discussed in an article by C. Berrou, A. Glavieux and P. Thitimajshima, entitled "Near Shannon Limit Error - Correcting Coding and Decoding: Turbo-Codes," found in Proceedings of the IEEE International Conference on Communications - ICC '93, May 23-26, 1993, Geneva, Switzerland, pp. 1064-1070. A discussion of turbo coding can be found in the article by M.R. Soleymani, Y. Gao and U. Vilaipornsawai, entitled "Turbo Coding for Satellite and Wireless Communications," Kluwer Academic Publishers, USA, 2002. [0005] Decoding of signals encoded for ATSC DTV with an added FEC layer can also involve trellis decoding algorithms like maximum a posteriori (MAP) decoders as described by L.R. Bahl, K. Cocke, F. Jelinek and J. Rariv, in an article entitled "Optimal Decoding of Linear Codes for Minimizing Symbol Error Rate", found in IEEE

Transactions on Information Theory, Vol. IT-20, No. 2, March 19 74, pp. 284-287.

Another discussion of trellis coders and a MAP decoder is found in an article written by A.J. Viterbi, entitled "An Intuitive Justification and a Simplified Implementation of the Map Decoder for Convolutional Codes", found in IEEE Journal on Selected Areas in Communications, Vol. 16, No. 2, February 1998, pp. 260-264.

[0006] In addition, the FEC system may allow for transmission with time diversity as described by International Patent Applications WO 2008/144004 and 2009/064468US. Time diversity may advantageously be used in digital communication systems to minimize the effect of error bursts due to various transmission channel conditions. Error bursts are typically caused by fading from a moving receiver, an obstacle, or

electromagnetic interference. Although the proposed systems attempt to provide backwards compatibility with the current DTV standard, no other known system permit diversity within their coding structure.

[0007] This arrangement proposes a transmitter signaling scheme and receiver architecture for taking advantage of a time diversity system.

SUMMARY

[0008] An apparatus for receiving a digital data stream includes a demodulator that receives a digital data stream including alternating information and parity blocks and demodulates the digital stream. An equalizer compensates for distortions in the digital data stream to generate a compensated digital data stream. A delay buffer generates a first stream of digital data representing the compensated digital data stream and a second stream of digital data representing the compensated digital data stream delayed for a predetermined period. A forward error correction block receives and processes the first and second streams of digital data from the delay buffer, and outputs an error corrected stream of digital data. A transport block receives and processes the error corrected stream from the forward error correction block for display. [0009] The forward error correction block may include a plurality of high latency forward error correction cores, a first core of the plurality of forward error correction cores includes a first subcore that processes the first stream of digital data. A second subcore processes the second stream of digital data. A packet demultiplexer generates a combined stream of digital data from the first and second processed (or extrinsic) streams of digital data. A packet multiplexer processes the combined stream of extrinsic digital data to generate two streams of extrinsic digital data, which are fed back to each of the two subcores for further processing. The first subcore processes the one stream of extrinsic digital data to generate a third stream of digital data. The second subcore processes the other stream of extrinsic digital data to generate a fourth stream of digital data At the output of a forward error correction core, the first stream and the third stream of digital data are provided to a first subcore of a subsequent high latency forward error correction core of the plurality of high latency forward error correction cores and the second stream and the fourth stream of digital data are provided to a second subcore of the subsequent high latency forward error correction core.

[0010] The packet demultiplexer generates the combined stream of digital data by alternately extracting an information block from the first stream of digital data and a parity block from the second stream of digital data and combining the extracted blocks.

[0011] The packet multiplexer generates the one stream of extrinsic digital data by extracting parity blocks from the combined stream of digital data and inserting a zero block in place of each parity block, and generates the other stream of extrinsic digital data by extracting information blocks from the combined stream of digital data and inserting a zero block in place of each information block.

[0012] Each of the plurality of high latency forward error correction cores includes a first subcore that processes the first and third streams of digital data to generate a first processed (or extrinsic) stream of digital data. A second subcore processes the second and fourth streams of digital data to generate a second processed (or extrinsic) stream of digital data. A packet demultiplexer generates a combined stream of digital data from the first and second processed streams. A packet multiplexer processes the combined stream of digital data to generate two streams of extrinsic digital data. The first subcore processes the one stream of extrinsic digital data to generate a third stream of digital data. The second subcore processes the other stream of extrinsic digital data to generate a fourth stream of digital data. The first stream and the third stream of digital data are provided to a first subcore of a subsequent high latency forward error correction core of the plurality of high latency forward error correction cores and the second stream and the fourth stream of digital data are provided to a second subcore of the subsequent high latency forward error correction core.

[0013] The forward error correction block may also include a last core, the last core including a first subcore that processes the first and third streams of digital data. A second subcore processes the second and fourth streams of digital data. A packet demultiplexer generates a combined stream of digital data from the first and second processed streams. A decoding block processes the combined stream of digital data and outputs the combined stream of digital data as the error corrected stream of digital data.

[0014] The forward error correction block may further include a low latency forward error correction core. The low latency forward error correction core processes the first and second streams of digital data to generate a reencoded digital stream, the digital stream being provided to the equalizer.

[0015] A method for receiving digital data includes demodulating, in a demodulator, a digital data stream including alternating information and parity blocks. An equalizer receives and compensates for distortions, the demodulated digital data stream. A delay buffer generates a first stream of digital data representing the compensated digital data stream and a second stream of digital data representing the compensated digital data stream delayed for a predetermined delay period. A forward error correction block processes the first and second streams of digital data to generate an error corrected stream of digital data. The error corrected stream of digital data is then transmitted for display.

[0016] The step of processing includes processing the first and second streams of digital data with a plurality of high latency forward error correction cores.

[0017] The step of processing includes processing the first stream of digital data in a first subcore of a high latency forward error correction core. A second subcore of the high latency forward error correction core processes the second stream of digital data. A combined stream of digital data is generated from the first and second processed (or extrinsic) streams. Two streams of extrinsic digital data are generated from the combined stream of digital data. The one stream of extrinsic digital data is further processed to generate a third stream of digital data. The other stream of extrinsic digital data is further processed to generate a fourth stream of digital data. The first stream and third stream of digital data are output to a first subcore of one of a plurality of high latency forward error correction cores. The second stream and the second stream of digital data are output to a second subcore of one of the plurality of high latency forward error correction cores.

[0018] The step of generating a combined stream of digital data includes alternately extracting an information block from the first stream of digital data and a parity block from the second stream of digital data. The extracted blocks are then combined to form the combined stream of digital data.

[0019] The step of generating two extrinsic digital data streams includes extracting parity blocks from the combined stream of digital data and inserting a zero block in place of each parity block to generate one stream of extrinsic digital data and extracting information blocks from the combined stream of data and inserting a zero block in place of each information block to generate the other stream of extrinsic digital data.

[0020] Additional features and advantages of the arrangement are apparent from the following detailed description of illustrative embodiments which proceeds with reference to the accompanying figures. BRIEF DESCRIPTION OF THE DRAWINGS

[0021] Figure 1 depicts an example block diagram of a digital television transmitter and receiver system;

[0022] Figure 2 depicts an example digital television data frame;

[0023] Figure 3 depicts an example of a DTV M/H system in accordance with the principles of the current arrangement;

[0024] Figure 4 depicts an example packet structure of a packet block code of code rate

R = K/N in accordance with the principles of the current arrangement;

[0025] Figure 5 depicts an example of a second FEC encoder;

[0026] Figure 6 depicts an example a Packet Interleaver taking bytes from a fixed number of consecutive packets in a row-by-row order, and outputting the bytes column- by-column; [0027] Figure 7 depicts an example of a Packet Deinterleaver taking bytes from resulting block code codewords for the original group of packets in a column-by-column order; and outputting the bytes in a row-by-row order;

[0028] Figure 8 depicts an example of a receiver implementation for a mobile DTV system according to the present arrangement;

[0029] Figure 9 depicts an example of the High Latency FEC (HL FEC) according to the present arrangement;

[0030] Figure 10 depicts an example of the Low Latency FEC (LL FEC) according to the present arrangement;

[0031] Figure 11 depicts a block diagram of an HL FEC core according to the present arrangement;

[0032] Figure 12 depicts a mobile DTV system supporting time diversity according to the present arrangement;

[0033] Figure 13 depicts an example of a receiver implementation for a mobile DTV system with time diversity according to the present arrangement;

[0034] Figure 14 depicts an HL FEC core supporting time diversity according to the present arrangement; and

[0035] Figure 15 depicts a flowchart of the steps taken by the HL FEC to decode digital data according to the present arrangement.

DETAILED DESCRIPTION OF THE EMBODIMENTS

[0036] Figure 1 shows an example of a DTV system that incorporates forward error correction. Input digital data, which may be considered any of video, audio, textual, or other information data, is encoded using a DTV standard and transmitted to a receiver which decodes the digital data.

[0037] Figure 2 shows an exemplary DTV data frame organized for transmission. Each data frame may include two data fields, each containing 313 data segments. The first data segment of each data field may be a unique synchronizing segment (Data Field Sync). The remaining 312 data segments may each carry the equivalent of one 188-byte MPEG-compatible transport packet and its associated FEC data. [0038] Each data segment may consist of 832 8-VSB symbols. The first four symbols of each data segment, including the Data Field Sync segments, form a binary pattern and provide segment synchronization. The first four 8-VSB symbols of each data segment have values of +5, -5, -5, and +5. This four-symbol data segment sync signal also represents the sync byte of each 188-byte MPEG-compatible transport packet conveyed by each of the 312 data segments in each data field. The remaining 828 symbols of each data segment carry data equivalent to the remaining 187 bytes of a transport packet and its associated FEC data.

[0039] Figure 3 shows a simplified block diagram of an exemplary transmitter and receiver for an M/H DTV system, hereby called DTV-M/H, wherein the added layer of FEC encoding, exemplified by FEC Encoder 2, may include a packet block code and FEC Encoder 1 is compatible with the ATSC FEC encoder shown in Figure 1. At the receiver, the Iterative FEC Decoder performs turbo decoding of the various FEC encoders. The Iterative FEC decoder in question may include MAP decoding of the ATSC trellis decoder and the added FEC codes within FEC Encoder 2 which will iteratively interact, resulting in each decoder sending extrinsic information to the other. In addition, the Iterative FEC Decoder will perform a number of iterations M deemed necessary to achieve a desired system performance.

[0040] Figure 4 shows a packet structure of a Packet Block Code having a rate R = K/N in accordance with the principles of the current arrangement. The block code is such that for each K packets of data, having 187 information bytes (assuming MPEG packets without the sync byte, 0x47 or 47 Hex, as in the ATSC standard), the block code adds N- K parity packets. This block code may be a Serial Concatenated Block Code (SCBC) over a Galois Field GF(256) similar to that described in International Patent Application WO 2008/144004 mentioned above, wherein each column in FIG. 3 would be a separate code word of N bytes associated with the first K information bytes.

[0041] Figure 5 shows an FEC Encoder according to the present arrangement. FEC block encoder 514 may be preceded by a packet interleaver 512 and followed by a packet deinterleaver 516. The operation of packet interleaver 512 and packet deinterleaver 516 are set forth more specifically hereinafter with reference to Figures 6 and 7, respectively. [0042] The Packet Interleaver 512 may take bytes from a fixed number of consecutive packets in a row-by-row order as shown in Figure 6A, and outputs the bytes column-by- column, as shown in Figure 6B, for the case of R = 12/26. In this manner, all first bytes of the packets will be grouped together, all second bytes of the packets will be grouped together, and so on to the last bytes of the packets. Each source packet is an MPEG transport stream packet with the 0x47 sync byte removed, as in the A/53 ATSC DTV standard. As a result each packet has a length of 187 bytes. The number of packets in each code frame is the same as the number of source symbols required for the GF(256) Serial Concatenated Block Code. The Packet Interleaver is known in the art as a (K, 187) matrix interleaver.

[0043] The Packet Deinterleaver 516 may take bytes from the resulting SCBC codewords for the original group of packets in a column-by-column order as shown in Fig. 7A. The bytes are then output row-by-row, as shown in Fig. 7B, for the case of R=12/26. In this manner, the original packets are reconstituted and new packets are created from the parity bytes of the SCBC codewords. Each packet corresponds to a common GF(256) symbol location in all created SCBC codewords. The Packet Deinterleaver is specified as a (N, 187) matrix deinterleaver

An example of a burst repetitive data structure for transmission of the DTV_M/H data is given in Table 1. The DTV M H receiver discards the Legacy ATSC data segments or packets, and works on the remaining data, which includes training data, also called a priori tracking (APT) packets, in addition to the synchronization data present in the ATSC-DTV data frame described above. This preamble training data, however, is fully encoded by all levels of legacy ATSC FEC coding in the system (FEC encoder 1), as well as being interleaved and randomized. An example of a burst repetitive data structure for transmission of the DTV-M/H data is given in Table 1. TABLE 1

[0044] As shown in Table 1, a data burst comprising three data fields, FO, Fl and F2, is repetitively transmitted, each corresponding to 1.5 frame of the legacy ATSC-DTV standard.

[0045] When receiving a data burst such as set forth in Table 1, a DTV-M/H receiver will discard the 156 Legacy ATSC data segments in Data Field F0 and process the remaining data including the preamble training data segments. The preamble training data is to be utilized by the DTV-M/H receiver in order to enhance performance.

[0046] Figure 8 shows a general block diagram of a receiver implementation for a mobile DTV receiver 810 used in the present arrangement. The receiver 810 is generally composed of a demodulator 812, equalizer 814, FEC decoding block 818 and transport function block 824, which includes video decoding. One skilled in the art will be familiar with the general functionality of these blocks in a DTV receiver. In this particular mobile system, the FEC decoder has two levels: High Latency (HL) 820, which has N iterations or cores and feeds the transport block, and Low Latency (LL) 822 with M<N iterations or cores, which feeds the equalizer to increase its performance.

[0047] Figure 9 shows a more detailed diagram of HL FEC 820. Forward error correction in a system provides for error control for data transmissions. This is performed by sending redundant data to its messages, known as error correction codes that allow the receiver to detect and correct errors without the need to ask the sender for additional data or resending of data. HL FEC 820 has a plurality of HL Cores represented by HL Core 1 910, HL Core 2 912, and HL Core N 914, and as a last block, a legacy ATSC FEC block 916. Legacy ATSC FEC Block 916 includes a combination of the legacy FEC functions associated with the legacy ATSC decoder in Figure 1, including particularly, an RS decoder, derandomizer and data interface to the transport block.

[0048] Figure 10 shows a more detailed diagram of LL FEC 822. LL FEC 822 has as a last block, a trellis or MAP decoder 1016, since it is feeding 8-VSB symbols to the equalizer. LL FEC 722 also has a plurality of LL Cores represented by LL Core 1 1010, LL Core 2 1012, and LL Core M 1014. The main difference between the HL and LL cores is the latency of the core blocks. Since the LL FEC 822 feeds the equalizer 814 of Figure 8, its functionality must be designed for minimum latency, and therefore, it is not as robust as the HL FEC 820 in performance.

[0049] Figure 11 shows a block diagram of an HL FEC core 910. The input to each core consists of two streams: the first stream is the originally received stream (after demodulation and equalization), which is delayed and unaltered within each core to match the processing delay of the core and sent to the following core; and the second stream is a stream of extrinsic information associated with the received stream, as processed by the previous core. A noise estimator 918, metric generator 920 and MAP decoder 922 may be included in the HL FEC core, all of which are known in the art. Noise estimator 918 estimates the noise power in a received input stream to an HL FEC core. Metric generator 920 compares the symbols in the received input stream against the optimal 8-VSB values and calculates and stores the metrics needed by the MAP decoder, for the specific noise power. In addition, metric generator 920 calculates, stores and passes to the MAP decoder extrinsic information from the previous FEC core, also called a priori metrics. MAP decoder 922 decodes the ATSC trellis code with the metrics and the a priori metrics received from metric generator 920 and produces dual-bits.

[0050] Symbol to byte converter (S2B) 924 groups dual-bit outputs of MAP decoder 922 associated with each 8-VSB symbol in bytes (4 dual-bits per byte). The output of the MAP decoder is a soft decision version of a dual-bit, instead of 2 bits. For example, each dual-bit could be represented by 20 bits and a soft byte would then be represented by 80 bits. S2B 924 also converts the stream from symbol based to byte based. [0051] Convolutional deinterleaver 928 is connected between S2B 924 and derandomizer 930. The convolutional deinterleaver 928 and derandomizer 930 have the same functionality as in the legacy ATSC standard as well as having the additional ability to handle soft bytes of more than 8 bits. Convolutional deinterleaver 928 rearranges the received data from a previously interleaved sequence. Derandomizer 930 derandomizes the received data to prepare the data for processing by scale 0 936.

[0052] Scale 0 936 scales the soft bytes of the data stream received from derandomizer 930 by a chosen factor. This factor is microprocessor controlled. The scaling factor can be between 0.5 and 1.0, varying for each core. Properly chosen values optimize performance of the HL FEC.

[0053] Packet demultiplexer 940 discards legacy ATSC data and only passes mobile data to the remaining blocks.

[0054] Packet interleaver 942 receives the signals from packet demultiplexer 940 and performs block interleaving operations associated with the GF(256) SCBC block code.

[0055] SCBC decoder 946 receives data from packet interleaver 942 and performs the block decoding operation for the GF (256) SCBC blocks, as discussed previously. SCBC decoder 946 handles soft bytes, and is also a soft decision block decoder.

[0056] SCBC-to-SCBC interface 948 connects two SCBC decoders from two adjacent cores in order to pass extrinsic information and control signals from one FEC core to the next.

[0057] SRAM control 950 interfaces the packet interleaver 942, packet deinterleaver 944 and SCBC decoder 946 to an SRAM needed to perform their respective functionalities.

[0058] Packet deinterleaver 944 receives data from SCBC decoder 946 and performs the block deinterleaving operations associated with the GF(256) SCBC block code.

[0059] Packet multiplexer 952 receives data from packet deinterleaver 944 and recreates a full stream with both legacy and mobile data by obtaining the mobile data from the extrinsic information received from the SCBC decoder block 946 (through the packet deinterleaver 944) and zeroing the legacy data, since it is not of interest to the mobile DTV decoder. The SCBC extrinsic information is used to enhance the performance of the MAP decoder of the subsequent core or iteration. [0060] Scale 1 938 scales the soft bytes of the data stream received from packet multiplexer 952 by a chosen factor. This factor is microprocessor controlled. The scaling factor can be between 0.5 and 1.0, varying for each core. Properly chosen values optimize performance of the HL FEC.

[0061] Rerandomizer 934 is connected between scale 1 938 and convolutional interleaver 932. The randomizer 934 has the same functionality as in the legacy ATSC standard as well as the additional ability to handle soft bytes of more than 8 bits. Rerandomizer 934 randomizes the received data. Convolutional interleaver 932 rearranges the received data into a sequence that is less prone to long sequences of errors.

[0062] Byte-to-symbol converter (B2S) block 926 performs the inverse functionality of the S2B block 924. It separates a soft byte into soft dual-bits and converts the data from byte based to symbol based.

[0063] B2S to metric generator interface 956 obtains extrinsic information from B2S 926 and the delayed received input signals (data and sync) from the core input, and

synchronizes these two sets of data with minimum latency and loss of data, outputting the two sets of data to the next core.

[0064] Equalizer to metric generator delay 954 delays the originally received data stream, field and segment sync, as well as other synchronization signals to match the overall latency of the current core blocks. In addition it passes a symbol enable from the input to the output of the core without delay.

[0065] The LL FEC core is a subset of the HL FEC core, where some of the blocks of the HL FEC core are replaced by a simpler functionality in order to decrease latency. As a result some portions of data are lost but the remaining extrinsic information must still be synchronized with the core input data and fed to the next core. The main differences between an LL FEC core and an HL FEC core are stated in the paragraph below.

[0066] The Metric generator and MAP decoder of the LL FEC core have a reduced latency, and therefore, lesser performance than in the HL FEC core. The convolutional deinterleaver, derandomizer, convolutional interleaver, (re)randomizer, packet demultiplexer, packet interleaver, packet deinterleaver, and packet multiplexer are not present in the LL FEC core and instead are replaced by different, simplified components that perform the operations of (de)randomizing and (re)randomizing as well as extracting the mobile data of interest, which is a subset of the entire mobile data. The SCBC decoder of the LL FEC core has a different code rate than the HL FEC code rate for the purpose of decreasing the latency of the core. In addition, the Equalizer to metric generator delay block of the LL FEC core has a smaller latency than in the HL FEC core.

[0067] Figure 12 shows a mobile DTV system with time diversity 1210. As discussed, the mobile DTV system may be flexible enough for transmission with time diversity. The main flexibility comes from the structure of the GF (256) block code and separation of blocks of segments (or packets) of data into information and parity packets at block coder 1212 which can produce a partially coded service broadcast. An information block contains information packets and may contain some parity packets. A parity block only contains parity packets. In addition, a parity block may be structured such that information packets may be derived from them. Specifically, a parity block may contain a linear combination of all information packets. These information or parity blocks can then be delayed with respect to each other. The delays can be within a range of 8 to 10 seconds before transmission by delay buffer 1214, as shown in Figure 12, and regrouped in the receiver or physical layer combiner 1216 to obtain a robust system performance. The output of combiner 1216 is a robust time-diverse output. The information and parity blocks in the combiner 1216 output from the delayed and non-delayed paths can each be independently decoded for deep fades. Together, they provide maximum threshold performance.

[0068] The present arrangement provides a time diversity scheme associated with the data and parity blocks of packets of the GF (256) SCBC encoder. As an example, a code rate of R = 12/52 is used according to Figure 4. Each codeword of 52 packets is split into two blocks of 26 packets: A and B blocks. The A block contains the 12 information packets (and 12 parity packets) and is hereby called an information block. The B block contains only parity packets and is hereby called a parity block. As a result, information (A) and parity (B) blocks in Figure 4 are 26 packets each and serially transmitted, where A and B jointly compose a 52 packet block out of the SCBC encoder or the packet deinterleaver. The code rate R is exemplary and may be defined as a different value, which would also result in different sized A and B blocks. [0069] The original stream without diversity at the input to the legacy ATSC transmitter can be represented as Data Stream (1):

I A(0) I B(0) I A(l) I B(l) I ... I A(L) | B(L) | A(L+1) | B(L+1) ... (1)

This is represented in Figure 12 as the input to block coder 1212.

[0070] In order to add time diversity capability to the stream, the B blocks are delayed with respect to the A blocks by feeding the B blocks to delay buffer 1214 of Figure 12, to create the following separate Data Streams (2) entering physical layer combiner 1216:

| A(0) I A( l ) I A(2) I A(3) | ... | A(L) | A(L+1) | A(L+2) | A(L+3) |...

(2)

-> Delay Buffer -> | B(-L) | B(-L+l ) | B(-L+2) | B(-L+3) | ... | B(0) | B(l) | B(2) | B(3) | ... where in this case, the delay buffer has a delay of L x 26 packets.

[0071] The A and B delayed streams are then combined at physical layer combiner 1216 by alternately taking a block from each stream to create the time diversity stream, which feeds the legacy ATSC transmitter Data Stream (3): I A(0) I B(-L) I A(l) I B(-L+l) | ... | A(L) | B(0) | A(L+1) | B(l) ... (3)

The legacy ATSC transmitter has the ability to transfer the time diversity stream of Data Stream (3) to a receiver.

[0072] Figure 13 shows a receiver implementation for the present arrangement. At the receiver, after demodulation at demodulator 1312 and equalization at equalizer 1314, delay buffer 1316 creates two versions of the transmitted stream, the first of which represents a delayed version of Data Stream (3), and the second which represents the original stream, Data Stream (3). These two versions are represented by Data Streams (4):

-> Delay Buffer -> | A(0) | B(-L) | A(l) | B(-L+l) | ... | A(L) | B(0) | A(L+1) | B(l) | ...

(4) I A(0) I B(-L) I A(l) I B(-L+ 1 ) | ... | A(L) | B(0) | A(L+1) | B( 1 ) | ... | A(2L) | B(L) | A(2L+1) | B(L+ 1 ) | . where Delay Buffer 1316 has a length of (2xL) x 26 packets. These two streams are then fed into the FEC decoding block 1318. The paragraphs below describe operation of the HL FEC core for the present arrangement, which exists as part of HL FEC 1320. Similar concepts apply to LL FEC 1322 since it can be seen as a subset of the HL FEC 1320. Figure 14 shows the architecture for an HL FEC core that receives Data Streams (4) from Delay Buffer 1316 of Figure 13. Two separate FEC encoded inputs, (Path 0) 1412 and (Path 1) 1414, represented by the two streams of Data Streams (4), enter the dual-stream decoder. The data stream identified as Path 0 passing through the Delay Buffer is received in Subcore 0 while Path 1 identified by the other data stream of Data Streams (4) is received by Subcore 1. In addition, two separate a priori output streams (Path 0) 1416 and (Path 1) 1418 are delivered from one FEC core to the next, as part of the iterative FEC decoding process.

[0073] Similar elements from Figure 11 are also present in the FEC Core of Figure 14 and only the blocks associated with the GF (256) SCBC code will see the recombined stream. All similar blocks are identified by the same reference numbers found in Figure 11. The similar blocks in Figures 11 and 14 are associated with most legacy ATSC FEC decoder functionalities, including trellis decoding, convolutional deinterleaving and derandomizing, as well as the reencoding counterparts. Figure 14 also includes decoding block 1428 which contains similar blocks to those discussed with respect to Figure 11.

[0074] The operation of packet multiplexer 1424 and packet demultiplexer 1426 is set forth below.

[0075] The streams of Data Streams (4) are fed into inputs 1412 and 1414. The streams are then processed by subcore 0 1420 and subcore 1 1422, respectively, before reaching packet demultiplexer 1426. Packet demultiplexer 1426 discards legacy ATSC data and also recombines the two streams of Data Streams (4) to recreate the original data stream, represented by Data Stream (5): I A(0) I B(0) I A(l) I B(l) | ... | A(L) | B(L) | A(L+1) | B(L+1) ... (5) [0076] The recreated stream is the same as the original stream represented by Data Stream (1). Specifically, packet demultiplexer 1426 extracts the A blocks from the first stream of Data Streams (4) and discards the other blocks of Data Streams (4), since the discarded blocks taken together do not form meaningful A&B codewords. Packet demultiplexer 1426 also extracts the B blocks from the second stream of Data Streams (4) and discards the other blocks of Data Streams (4), since the discarded blocks taken together do not form meaningful A&B codewords. For example, A(0)&B(0) form a meaningful block of codewords, but A(L)&B(-L) or B(-L)&A(L+1) do not. This transmission scheme permits extraction of the appropriate A and B blocks of packets by switching between the top and the bottom stream in Data Streams (4), every 26 packets.

[0077] The stream represented by Data Stream (5) is then sent to decoding block 1428 of Figure 14 for processing. Subsequently, the stream is received by packet multiplexer 1424. In addition to recreating the full stream with legacy and mobile data, obtaining the mobile data from the extrinsic information from the SCBC decoder block 946 (through the packet deinterleaver 944) and zeroing the legacy data, packet multiplexer 1424 must separate the A and B blocks in Data Stream (5) into the two separate streams of Data Streams (4). Therefore, starting with Data Stream (5) at the input to packet multiplexer 1424, packet multiplexer 1424 switches between the first and second streams in Data Streams (4), every block of 26 packets, where the A blocks are fed to the first stream of Data Streams (6) shown below and the B blocks are fed to the second stream of Data Streams (6) shown below. Since packet demultiplexer 1426 has discarded certain A and B blocks of Data Streams (4) as discussed above, and they are not SCBC decoded, packet multiplexer 1424 zeroes the portion of the streams associated with the bolded blocks of Data Streams (4). Packet multiplexer 1424 then feeds the following two streams before it recombines them with the legacy ATSC zeroes:

| A(0) | 0 I A(l) I 0 I ... | A(L) | 0 | A(L+1) | 0 | ...

(6)

I 0 I B(0) | 0 | B(1) | ... | 0 | B(L) | 0 | B(L+1) | ... [0078] The streams represented by Data Streams (6) are then sent through subcore 0 1420 and subcore 1 1422, and out through outputs 1416 and 1418 to the next iteration or out of the HL FEC if no iterations remain.

[0079] Figure 15 depicts a flowchart detailing the steps taken by the present arrangement to decode digital data. At 1512, a demodulator receives and demodulates a digital data stream including information and parity blocks. At 1514, an equalizer receives the demodulated digital data stream and compensates for distortions. At 1516, a delay buffer generates a first stream of digital data representing a delayed version of the compensated digital data stream and a second stream of digital data representing the compensated digital data stream. At 1518, the first and second streams of digital data are received and processed by a high latency forward error correction unit including multiple cores. At 1520, each core receives the first and second streams of digital data appropriately delayed by the previous core to match its processing delay plus a third and fourth stream of digital data corresponding to extrinsic information from the previous core. At 1522, the first and third streams feed subcore 0 and the second and fourth streams feed subcore 1. Each core generates a third and fourth output stream of digital data of extrinsic information. In addition, each core appropriately delays the first and second input data stream and outputs it to the following core as a first and second output stream. At 1524, the last core sends its decoded output stream (from the output of 844) to a Legacy ATSC FEC unit which in turn outputs an error decoded MPEG stream to the transport unit. Finally, at 1526, the transport unit delivers video/audio streams to a DTV display.

[0080] The time diversity scheme described above may be extended to include frequency diversity if, for example, the A blocks are transmitted in one frequency and the B blocks in another frequency. At the receiver, those two frequencies would be demodulated and the streams regrouped into Data Stream (3) prior to FEC decoding.

[0081] In a mobile DTV system with burst mode transmission backward compatible with a continuous system and with time diversity, this arrangement provides a transmitter signaling scheme and receiver architecture. This signaling scheme permits the smallest receiver size for a time diversity scheme, derived from a non-diversity scheme.

[0082] Although the arrangement has been described in terms of exemplary

embodiments, it is not limited thereto. Rather, the appended claims should be construed broadly to include other variants and embodiments of the arrangement which may be made by those skilled in the art without departing from the scope and range of equivalents of the arrangement. This disclosure is intended to cover any adaptations or variations of the embodiments discussed herein.

Claims

CLAIMS:
1. An apparatus for receiving a digital data stream, comprising:
a demodulator that receives a digital data stream comprising alternating information and parity blocks to demodulate the digital data stream;
an equalizer that compensates for distortions in the digital data stream to generate a compensated digital data stream;
a delay buffer that generates a first stream of digital data representing the compensated digital data stream and a second stream of digital data representing the compensated digital data stream delayed for a time period;
a forward error correction block that receives and processes the first and second streams of digital data from the delay buffer, and outputs an error corrected stream of digital data; and
a transport block that receives and processes the error corrected stream from the forward error correction block for display.
2. The apparatus of claim 1, wherein the forward error correction block comprises a plurality of forward error correction cores, a first core of the plurality of forward error correction cores comprising:
a first subcore that processes the first stream of digital data;
a second subcore that processes the second stream of digital data;
a packet demultiplexer that generates a combined stream of digital data from the first and second processed streams of digital data; and
a packet multiplexer that processes the combined stream of digital data to generate two streams of extrinsic digital data;
wherein the first subcore further processes one stream of extrinsic digital data to output a third digital data stream, the second subcore further processes the other stream of extrinsic digital data to output a fourth digital data stream, and the first and third streams are provided to a first subcore of a subsequent forward error correction core of the plurality of forward error correction cores and the second and fourth streams are provided to a second subcore of the subsequent forward error correction core.
3. The apparatus of claim 2, wherein the packet demultiplexer generates the combined stream of digital data by alternately extracting an information block from the first stream of digital data and a parity block from the second stream of digital data and combining the extracted blocks.
4. The apparatus of claim 2, wherein the packet multiplexer generates the one stream of extrinsic digital data by extracting parity blocks from the combined stream of digital data and inserting a zero block in place of each parity block, and generates the other stream of extrinsic digital data by extracting information blocks from the combined stream of digital data and inserting a zero block in place of each information block.
5. The apparatus of claim 2, wherein each of the plurality of forward error correction cores comprises:
a first subcore that processes the first and third streams of digital data;
a second subcore that processes the second and fourth streams of digital data; a packet demultiplexer that generates a combined stream of digital data from the first and second processed streams; and
a packet multiplexer that processes the combined stream of digital data to generate two streams of extrinsic digital data;
wherein the first subcore further processes one stream of extrinsic digital data to output a third digital data stream, the second subcore further processes the other stream of extrinsic digital data to output a fourth digital data stream, and the first third streams are provided to a first subcore of a subsequent forward error correction core of the plurality of forward error correction cores and the second fourth streams are provided to a second subcore of the subsequent forward error correction core.
6. The apparatus of claim 2, wherein the forward error correction block comprises a last core comprising:
a first subcore that processes the first and third streams of digital data;
a second subcore that processes the second and fourth streams of digital data; a packet demultiplexer that generates a combined stream of digital data from the first and second processed streams; and
a decoding block that processes the combined stream of digital data and outputs the combined stream of digital data as the error corrected stream of digital data.
7. The apparatus of claim 5, wherein the forward error correction block comprises a last core, the last core comprising:
a first subcore that processes the first and third streams of digital data;
a second subcore that processes the second and fourth streams of digital data; a packet demultiplexer that generates a combined stream of digital data from the first and second processed streams; and
a decoding block that processes the combined stream of digital data and outputs the combined stream of digital data as the error corrected stream of digital data.
8. The apparatus of claim 2 wherein the forward error correction block further comprises a forward error correction core that processes the first and second streams of digital data to generate a reencoded data stream, the reencoded data stream being provided to the equalizer.
9. An apparatus for decoding a digital data stream, the apparatus comprising:
a first subcore that processes a first stream of digital data;
a second subcore that processes a second stream of digital data;
a packet demultiplexer that generates a combined stream of digital data from the first and second processed stream; and
a packet multiplexer that processes the combined stream of digital data to generate two streams of extrinsic digital data; wherein the first subcore further processes one stream of extrinsic digital data to output a third digital data stream, the second subcore further processes the other stream of extrinsic digital data to output a fourth digital data stream, and the first and third streams are provided to a first subcore of a subsequent forward error correction core of the plurality of forward error correction cores and the second and fourth streams are provided to a second subcore of the subsequent forward error correction core.
10. The apparatus of claim 9, wherein the packet demultiplexer generates the combined stream of digital data by alternately extracting an information block from the first stream of digital data and a parity block from the second stream of digital data and combining the extracted blocks.
11. The apparatus of claim 9, wherein the packet multiplexer generates the one stream of extrinsic digital data by extracting parity blocks from the combined stream of digital data and inserting a zero block in place of each parity block, and generates the other stream of extrinsic digital data by extracting information blocks from the combined stream of digital data and inserting a zero block in place of each information block.
12. A method for receiving digital data, the method comprising:
demodulating, in a demodulator, a digital data stream including alternating information and parity blocks;
compensating, with an equalizer, the demodulated digital data stream for distortions;
generating, with a delay buffer, a first stream of digital data representing the compensated digital data stream and a second stream of digital data representing the compensated digital data stream delayed for a predetermined delay period;
processing, with a forward error correction block, the first and second streams of digital data to generate an error corrected stream of digital data; and
transmitting, the error corrected stream of digital data for display.
13. The method of claim 12, wherein the step of processing comprises processing the first and second streams of digital data with a plurality of forward error correction cores.
14. The method of claim 13, wherein the processing comprises:
processing the first and second streams of digital data;
generating, in a packet demultiplexer, a combined stream of digital data from the first and second processed streams;
generating, in a packet multiplexer, two streams of extrinsic digital data from the combined stream of digital data;
processing, in the first subcore, one stream of extrinsic digital data to output a third digital data stream;
processing, in the second subcore, the other stream of extrinsic digital data to output a fourth digital data stream;
outputting the first stream and the third stream of digital data to a first subcore of one of a plurality of forward error correction cores; and
outputting the second stream and the fourth stream of digital data to a second subcore of the one of the plurality of forward error correction cores.
15. The method of claim 14, wherein generating, in a packet demultiplexer, comprises:
alternately extracting an information block from the first stream of digital data and a parity block from the second stream of digital data; and
combining the extracted blocks to form the combined stream of digital data.
16. The method of claim 14, wherein the step of generating, in a packet multiplexer, comprises:
extracting parity blocks from the combined stream of digital data and inserting a zero block in place of each parity block to generate one stream of extrinsic digital data; and
extracting information blocks from the combined stream of digital data and inserting a zero block in place of each information block to generate the other stream of extrinsic digital data.
PCT/US2009/006373 2009-12-03 2009-12-03 Diversity architecture for a mobile dtv system WO2011068498A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
PCT/US2009/006373 WO2011068498A1 (en) 2009-12-03 2009-12-03 Diversity architecture for a mobile dtv system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/US2009/006373 WO2011068498A1 (en) 2009-12-03 2009-12-03 Diversity architecture for a mobile dtv system

Publications (1)

Publication Number Publication Date
WO2011068498A1 true true WO2011068498A1 (en) 2011-06-09

Family

ID=44115190

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2009/006373 WO2011068498A1 (en) 2009-12-03 2009-12-03 Diversity architecture for a mobile dtv system

Country Status (1)

Country Link
WO (1) WO2011068498A1 (en)

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050008065A1 (en) * 1998-11-24 2005-01-13 Schilling Donald L. Multiple-input multiple-output (MIMO) spread-spectrum system and method
US20080059866A1 (en) * 2006-06-16 2008-03-06 Lg Electronics Inc. Dtv transmitting system and receiving system and method of processing broadcast data
WO2009064468A1 (en) * 2007-11-14 2009-05-22 Thomson Licensing Code enhanched staggercasting

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050008065A1 (en) * 1998-11-24 2005-01-13 Schilling Donald L. Multiple-input multiple-output (MIMO) spread-spectrum system and method
US20080059866A1 (en) * 2006-06-16 2008-03-06 Lg Electronics Inc. Dtv transmitting system and receiving system and method of processing broadcast data
WO2009064468A1 (en) * 2007-11-14 2009-05-22 Thomson Licensing Code enhanched staggercasting

Similar Documents

Publication Publication Date Title
US7823052B2 (en) Trellis encoding device for encoding transmission stream and method thereof
US6973137B2 (en) Apparatus and method for generating robust ATSC 8-VSB bit streams
US6760077B2 (en) VSB reception system with enhanced signal detection for processing supplemental data
US7783960B2 (en) DTV transmitter and method of coding main and enhanced data in DTV transmitter
US6996133B2 (en) Digital communication system for transmitting and receiving robustly encoded data
US20070168844A1 (en) Digital broadcasting transmission system and method thereof
US7337386B2 (en) Digital transmitter/receiver system having a robust error correction coding/decoding device and error correction coding/decoding method thereof
US20090060097A1 (en) Digital broadcasting transmission and reception devices and methods thereof
US20070113145A1 (en) Turbo stream processing device and method
US20070268979A1 (en) Digital Broadcasting Transmission/Reception Devices Capable of Improving a Receiving Performance and Signal Processing Method thereof
US7941735B2 (en) Transmitter and system for transmitting/receiving digital broadcasting stream and method thereof
US7930618B2 (en) Outer encoder and outer encoding method thereof
US7844012B2 (en) Digital broadcasting transmission/reception system having improved receiving performance and signal processing method thereof
US20050052571A1 (en) System and method for sending low rate data on a packet basis in an 8-VSB standard data packet stream
US20090147889A1 (en) Digital broadcasting transmission/reception devices capable of improving a receiving performance and signal processing method thereof
US20090180571A1 (en) Digital broadcasting system and method of processing data
US20070092043A1 (en) Digital broadcasting receiving system and method
US20040128696A1 (en) Turbo coding for upstream and downstream transmission in cable systems
US20100246664A1 (en) Apparatus and method for encoding and decoding signals
US20060088119A1 (en) Trellis decoder for decoding data stream including symbols coded with multiple convolutional codes
US20100226443A1 (en) Apparatus and method for encoding and decoding signals
US20110107176A1 (en) Method and apparatus for transmitting broadcast signal in transmitter
US20090003459A1 (en) 8VSB DTV signals with PCCC and subsequent trellis coding
US20110026601A1 (en) Apparatus and method for decoding signals
US20140072056A1 (en) Combination a/53 and a/153 receiver using a hiho viterbi decoder

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 09851926

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase in:

Ref country code: DE

32PN Ep: public notification in the ep bulletin as address of the adressee cannot be established

Free format text: CONSTATATION DE LA PERTE D UN DROIT CONFORMEMENT A LA REGLE 112(1) CBE (OEB FORM 1205A EN DATE DU 30/08/2012)

122 Ep: pct app. not ent. europ. phase

Ref document number: 09851926

Country of ref document: EP

Kind code of ref document: A1