WO2011055611A1 - 信号伝達回路装置、半導体装置とその検査方法及び検査装置、並びに、信号伝達装置及びこれを用いたモータ駆動装置 - Google Patents
信号伝達回路装置、半導体装置とその検査方法及び検査装置、並びに、信号伝達装置及びこれを用いたモータ駆動装置 Download PDFInfo
- Publication number
- WO2011055611A1 WO2011055611A1 PCT/JP2010/067903 JP2010067903W WO2011055611A1 WO 2011055611 A1 WO2011055611 A1 WO 2011055611A1 JP 2010067903 W JP2010067903 W JP 2010067903W WO 2011055611 A1 WO2011055611 A1 WO 2011055611A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- signal
- pulse
- circuit
- input
- signal transmission
- Prior art date
Links
Images
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/26—Testing of individual semiconductor devices
- G01R31/27—Testing of devices without physical removal from the circuit of which they form part, e.g. compensating for effects surrounding elements
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/2851—Testing of integrated circuits [IC]
- G01R31/2884—Testing of integrated circuits [IC] using dedicated test connectors, test elements or test circuits on the IC under test
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02P—CONTROL OR REGULATION OF ELECTRIC MOTORS, ELECTRIC GENERATORS OR DYNAMO-ELECTRIC CONVERTERS; CONTROLLING TRANSFORMERS, REACTORS OR CHOKE COILS
- H02P31/00—Arrangements for regulating or controlling electric motors not provided for in groups H02P1/00 - H02P5/00, H02P7/00 or H02P21/00 - H02P29/00
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
- H03K17/51—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used
- H03K17/56—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices
- H03K17/60—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices the devices being bipolar transistors
- H03K17/605—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices the devices being bipolar transistors with galvanic isolation between the control circuit and the output circuit
- H03K17/61—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices the devices being bipolar transistors with galvanic isolation between the control circuit and the output circuit using transformer coupling
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
- H03K17/51—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used
- H03K17/56—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices
- H03K17/687—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices the devices being field-effect transistors
- H03K17/689—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices the devices being field-effect transistors with galvanic isolation between the control circuit and the output circuit
- H03K17/691—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices the devices being field-effect transistors with galvanic isolation between the control circuit and the output circuit using transformer coupling
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/0264—Arrangements for coupling to transmission lines
- H04L25/028—Arrangements specific to the transmitter end
Definitions
- the first technical feature disclosed in this specification relates to a signal transmission circuit device that transmits a control input signal via an isolator, and in particular, feeds back a control output signal to an input side circuit to correct the signal.
- the present invention relates to a signal transmission circuit device having a function to perform.
- the second technical feature disclosed in the present specification relates to a semiconductor device in which coils are integrated, and an inspection method and an inspection apparatus therefor.
- the third technical feature disclosed in this specification relates to a signal transmission device using a transformer and a motor driving device using the signal transmission device.
- FIG. 19 shows a power semiconductor drive circuit device for driving a motor mounted in a conventional hybrid vehicle, for example, and a signal transmission circuit device used therefor.
- the power semiconductor drive circuit device 100 includes an electronic control device 102, a signal transmission circuit device 104, a power semiconductor 106, and a motor 108.
- the electronic control device 102 generates a control input signal for controlling the motor 108 mounted on, for example, a hybrid vehicle via the power semiconductor 106.
- the electronic control device 102 corresponds to an ECU (Engine Control Unit) in this type of technical field.
- the signal transmission circuit device 104 includes a transmission pulse generation circuit 110, an input signal transmission unit 112, and a reception circuit 114.
- the input signal transmission unit 112 has a photocoupler or a transformer (not shown) as an isolator for DC-insulating the input side circuit and the output side circuit of the signal transmission circuit device 104.
- the signal transmission circuit device 120 includes a glitch filter 122, edge detectors 124 and 126, an inverter 128, transformers 130 and 132, and a flip-flop 134. Is provided.
- the transformer 130 includes a primary winding 130A and a secondary winding 130B, and the transformer 132 includes a primary winding 132A and a secondary winding 132B.
- the primary windings 130A and 132A are connected to the ground potential A (GND A), and the secondary windings 130B and 132B are individually connected to another ground potential B (GND B) that is galvanically isolated from the ground potential A. ing.
- a transmission circuit 802 and a ground potential A are provided on the first substrate 804 side, and a top having a function as a primary winding on the second substrate 808 side.
- a technical idea is disclosed in which an isolator including a transformer is formed on an IC chip provided with a coil 806A, a receiving circuit 810, a bottom coil 806B functioning as a secondary winding, a ground potential B (GND B), and the like. Has been.
- FIG. 21 shows the signal transmission circuit device disclosed in FIG. 7 of Patent Document 2 with reference numerals changed.
- Patent Document 2 discloses a technical idea of correcting a mismatch between a control input signal and a control output signal by periodically generating a refresh pulse in an input side circuit.
- the signal transmission circuit device 140 includes Schmitt trigger inverters 142 and 150, an input signal encoding circuit 144, a transformer 146, and an input signal decoding circuit 148, and further includes an input signal update circuit 152 and a watch dog circuit 154.
- the input signal update circuit 152 periodically generates a refresh pulse and updates the control input signal.
- the watchdog circuit 154 detects an abnormality in the circuit device and performs control such as shutdown of the control output signal.
- FIG. 33 is a schematic diagram showing a conventional example of a semiconductor device in which coils are integrated.
- the semiconductor device Y10 according to the conventional example includes a coil L1 and pads Y11 and Y12. Note that both ends of the coil L1 are connected to pads Y11 and Y12, respectively.
- FIG. 34 is a schematic diagram for explaining defective product inspection of the semiconductor device Y10.
- An inspection device Y20 used for inspecting defective products of the semiconductor device Y10 includes probes Y21 and Y22, a constant current source Y23, and a voltmeter Y24. One end of each of the constant current source Y23 and the voltmeter Y24 is connected to the probe Y21, and the other end is connected to the probe Y22.
- the probes Y21 and Y22 are brought into contact with the pads Y11 and Y12, respectively, and a predetermined constant current I is caused to flow from the constant current source Y23 to the coil L1.
- the disconnection check of the coil L1 was performed by measuring the voltage between both ends (voltage drop generated due to the series resistance component RL of the coil L1) with the voltmeter Y24. That is, when the voltage across the coil L1 cannot be measured normally, it is determined that the coil L1 is disconnected, and the semiconductor device Y10 is rejected as a defective product.
- Patent Document 3 can be cited as an example of a conventional technique related to a semiconductor device in which coils are integrated.
- FIG. 43 is a circuit block diagram showing a conventional example of a signal transmission device
- FIG. 44 is a timing chart showing an example of its normal operation.
- the signal transmission device 100 includes a transformer drive signal generation unit 101, transformers 102a and 102b, comparators 103a and 103b, and an SR flip-flop 104. Using the transformers 102a and 102b, The signal transmission between the two circuits is realized while insulating the ground voltage GND1 of the primary circuit and the ground voltage GND2 of the secondary circuit.
- the transformer drive signal generator 101 generates transformer drive signals S10a and S20a and outputs them to the primary windings of the transformers 102a and 102b, respectively.
- the transformer drive signal generation unit 101 generates one pulse in the transformer drive signal S10a using the rising edge of the input signal IN as a trigger, while generating one pulse in the transformer drive signal S20a using the falling edge of the input signal IN as a trigger. The pulse is generated.
- the transformers 102a and 102b generate induced signals S10b and S20b corresponding to the transformer drive signals S10a and S20a in the secondary windings, respectively.
- the comparators 103a and 103b compare the induced signals S10b and S20b with a predetermined threshold voltage to generate comparison signals S10c and S20c, respectively, which are set to the set input terminal (S) and reset input terminal ( R) respectively.
- the SR flip-flop 104 sets the output signal OUT to a high level using the rising edge of the comparison signal S10c as a trigger, and resets the output signal OUT to a low level using the rising edge of the comparison signal S20c as a trigger.
- the output signal OUT output from the SR flip-flop 104 is the same signal as the input signal IN input to the transformer drive signal generation unit 101.
- Patent Document 1 can be cited as an example of the related art related to the above.
- both of the signal transmission circuit devices shown in FIGS. 19 and 20 unilaterally transmit a signal input in the input side circuit to the output side circuit.
- the signal transmission circuit device is caused by noise generation in the input signal transmission unit.
- Patent Document 2 discloses a technical idea of updating the control output signal at predetermined intervals by generating a refresh pulse, the control output signal and the control input signal are directly compared to avoid inconsistencies in the input / output signals. There is no suggestion regarding the technical idea.
- it is necessary to increase the frequency of the refresh pulse in order to improve the noise resistance characteristics, which may cause problems in terms of stability and power consumption.
- the present invention overcomes these problems.
- an abnormal state occurs in which the control input signal is not accurately transmitted to the control output signal due to some problem
- the control output signal is corrected based on the detection of the abnormal state.
- the voltage value of the detection voltage Vdet obtained by the voltmeter Y24 in the defective product inspection of the semiconductor device Y10 shown in FIGS. 33 and 34 is expressed by the following equation (1).
- Vdet I ⁇ (RL + Rx + Ry) (1)
- variable Rx is a contact resistance component when the probe Y21 is in contact with the pad Y11
- variable Ry is a contact resistance component when the probe Y22 is in contact with the pad Y12.
- the detection voltage Vdet is affected not only by the series resistance component RL of the coil L1, but also by the contact resistance components Rx and Ry of the probes Y21 and Y22.
- the series resistance component RL of the coil L1 is a very small resistance component (several ⁇ to several tens of ⁇ ) that is not significantly different from the contact resistance components Rx and Ry of the probes Y21 and Y22, a defective product inspection of the semiconductor device Y10 is performed. At this time, it is very difficult to accurately measure the series resistance component RL and detect an abnormal resistance value of the coil L1.
- an object of the present invention is to provide a semiconductor device capable of inspecting an abnormal resistance value of a coil and an inspection method thereof.
- FIG. 45A when the input signal IN is at a low level, noise is generated in the induced signal S10b, so that an erroneous pulse occurs in the comparison signal S10c, and the output signal OUT changes to a high level unintentionally. It shows how it ends up.
- FIG. 45B when the input signal IN is at a high level, noise is generated in the induced signal S20b, so that an erroneous pulse occurs in the comparison signal S20c, and the output signal OUT is unintentionally changed to a low level. It shows how it ends up.
- the transformers 102a and 102b are arranged close to each other, it is considered that the same noise is generated in both of the induced signals S10b and S20b. Even in such a case, the output signal OUT is not intended to have a logical level. There is a possibility of transition to
- the SR flip-flop 104 is configured to hold the output signal OUT at the previous logic level while the comparison signals S10c and S20c are both at the high level.
- the comparison signals S10c and S20c may simultaneously rise to a high level and simultaneously fall to a low level.
- the output signal OUT does not change to an unintended logic level.
- the present invention has been made in view of the above-described problems found by the inventors of the present application, and an object thereof is to provide a signal transmission device that is less susceptible to noise and a motor drive device using the signal transmission device.
- “restoration” is to restore the original signal form and position (phase).
- the control input signal input to the input terminal is converted or shaped into various signals before reaching the output terminal, but at the time of output to the output terminal, the control output signal is It is returned to the form and position (phase) of the original control input signal. This operation is called “restoration”.
- “equivalent” means that the signal form and the signal position (phase) are within a predetermined range to such an extent that the circuit function is not hindered.
- the “input side circuit” and the “output side circuit” are respectively referred to as a circuit portion to which a signal is input as an “input side circuit” and a circuit portion to which a signal is output as an “output side circuit”.
- the boundary between the “input side circuit” and the “output side circuit” is an input signal transmission unit or a feedback signal transmission unit described later.
- These signal transmission units are “input side circuit” and “output side circuit”. ”Is provided.
- DC insulation means that an object to be insulated is not connected by a conductor.
- first potential and “second potential” refer to a high level or a low level in a rectangular wave signal, and the voltage values of the high level and the low level in each signal are set to predetermined values depending on the circuit configuration. Is set. Of course, the voltage value of the first potential or the second potential may be different for each signal.
- first potential is assumed to be a high level and the “second potential” is assumed to be a low level.
- first potential is assumed to be a low level and the “second potential” is assumed to be a high level.
- An apparatus may be configured.
- the “first combination” refers to a combination in which a comparison result between a control input signal and a feedback signal described later is “mismatched” and the control input signal is a first potential
- “Combination of” refers to a combination in which the comparison result of the control input signal and the feedback signal is "mismatch” and the control input signal is the second potential.
- the “output signal correction function” refers to the control output signal when the potential (first potential or second potential) of the control output signal becomes “mismatched” with the potential of the control input signal. Is the function of “matching” the potential of the control input signal with the potential of the control input signal.
- the present invention is a signal transmission circuit device for transmitting a signal between the input side circuit and the output side circuit, the signal transmission circuit device, (A) a first pulse generation circuit that receives a control input signal input to the input side circuit and outputs a first correction signal; (B) a second pulse generation circuit that receives the control input signal and outputs a second correction signal; (C) an input signal transmission unit that receives the first correction signal and the second correction signal and transmits the signal from the input side circuit to the output side circuit; (D) an input signal restoration circuit that receives the output of the input signal transmission unit and outputs a control output signal equivalent to the control input signal; (E) a feedback signal transmission unit that receives the control output signal, transmits a signal from the output side circuit to the input side circuit, and outputs a feedback signal; (F) a logical comparison circuit that receives the control input signal and the feedback signal, performs a logical comparison between the control input signal and the feedback signal, and outputs a logical comparison signal; (G) The first
- the signal transmission circuit device having such a configuration includes a feedback signal transmission unit that feeds back a control output signal to an input side circuit, and a logic comparison circuit that performs a logical comparison between the feedback signal and the control input signal. Since the second pulse generation circuit appropriately outputs each correction signal based on the logical comparison result of the control input signal and the logical comparison circuit, even when a “mismatch” between the control input signal and the control output signal occurs, it can be promptly performed. The control output signal can be corrected to “match” the control input signal with the control output signal.
- each of the input signal transmission unit and the feedback signal transmission unit includes at least one isolator (1-2 configuration).
- the isolator is a transformer (configuration 1-3).
- the signal transmission circuit device having such a configuration insulates the input side circuit and the output side circuit in a DC manner, has a small delay during signal transmission, and can perform accurate signal transmission even for high frequency signals.
- the input side circuit, the output side circuit, and the transformer are formed on different semiconductor substrates and integrally configured in one package (first to fourth configurations).
- the input side circuit and the output side circuit may be formed on different semiconductor substrates, and the transformer may be formed on the same substrate as the input side circuit or the output side circuit. 5 configuration).
- the primary winding and secondary winding of the transformer are connected to different ground potentials (first to sixth configurations).
- the isolator may be a photocoupler (first to seventh configurations).
- the input signal restoration circuit is configured by an RS flip-flop (configuration 1-8).
- the signal transmitted from the input side circuit to the output side circuit by the input signal transmission unit is separately input to the set terminal and the reset terminal of the RS flip-flop. Even when signals are continuously input, a control output signal equivalent to the control input signal can be output without causing malfunction.
- the feedback signal transmission unit includes a feedback pulse generation circuit that generates a feedback pulse having a continuous pulse in synchronization with the control output signal, and a waveform shaping circuit that shapes the feedback pulse (first-first waveform). 9 configuration).
- the signal transmission circuit device having such a configuration requires only one isolator in the feedback signal transmission unit, and can further improve the noise resistance characteristics of the feedback signal transmission unit.
- the waveform shaping circuit includes a switching transistor that is turned on and off by the feedback pulse, a current source and a capacitor for generating a shaped feedback signal different from the feedback pulse in cooperation with the switching transistor, It has a comparator that receives the shaped feedback signal and generates the feedback signal different from the shaped feedback signal (Configuration 1-10).
- the signal transmission circuit device having such a configuration can perform waveform shaping of the feedback pulse with a relatively simple configuration.
- the logical comparison circuit has an exclusive OR circuit (configuration 1-11).
- the signal transmission circuit device having such a configuration can simplify the configuration of the logic comparison circuit.
- the first correction signal and the second correction signal are signals having continuous pulses
- the control input signal and the logical comparison signal are the first combination.
- the first correction signal having a continuous pulse in a period is output
- the second pulse generation circuit has the second pulse having a continuous pulse in a period in which the control input signal and the logical comparison signal are in the second combination.
- a configuration may be adopted in which a correction signal is output (first to twelfth configuration).
- the signal transmission circuit device configured as described above, since the first pulse generation circuit and the second pulse generation circuit generate continuous pulses during the input / output “mismatch” period, pulses continue to be generated until the input / output mismatch is resolved. As a result, the reliability of the signal transmission circuit device is improved.
- the feedback signal transmission unit detects a rising edge of the control output signal and generates a first feedback pulse, and detects a falling edge of the control output signal to detect a second feedback.
- the signal transmission circuit device having such a configuration can greatly reduce the delay of the feedback signal with respect to the control output signal.
- the feedback signal transmission unit includes an output edge detection circuit that detects a rising edge and a falling edge of the control output signal and generates a feedback pulse, and a D flip-flop in which the feedback pulse is input to a clock terminal. It is also possible to have a configuration (1-14th configuration).
- the signal transmission circuit device having such a configuration can greatly reduce the delay of the feedback signal with respect to the control output signal, and can further reduce the number of isolators in the feedback signal transmission unit.
- the input signal restoration circuit may be constituted by a D flip-flop (configuration 1-15).
- the signal transmission circuit device having such a configuration requires only one signal to be input to the input signal restoration circuit, and the number of isolators in the input signal transmission unit is smaller than when an RS flip-flop is used in the input signal restoration circuit. Can be reduced.
- the signal transmission circuit device further detects a rising edge of the control input signal and generates a first input pulse, and detects a falling edge of the control input signal to detect a second input.
- a second edge detection circuit for generating a pulse may be provided, and the input signal transmission unit may receive the first input pulse and the second input pulse together with the first correction signal and the second correction signal. Configuration 1-16).
- the input signal transmission unit receives the first input pulse and the second input pulse together with the first correction signal and the second correction signal, and transmits the signal to the input signal restoration unit.
- the transition of the potential in the control input signal is immediately reflected in the control output signal based on the first input pulse and the second input pulse. Therefore, the control output signal is not affected by the delay of the feedback signal with respect to the control input signal, and the minimum of the control input signal is maintained with the output signal correction function based on the first pulse generation circuit and the second pulse generation circuit.
- the input pulse width can be greatly reduced.
- the input signal transmission unit performs a logical OR process on the first correction signal and the first input pulse, and performs a logical OR process on the second correction signal and the second input pulse.
- a second OR circuit, and the input signal restoration circuit includes an RS flip-flop in which an output of the first OR circuit is input to a set terminal and an output of the second OR circuit is input to a reset terminal. It may be configured (1st to 17th configurations).
- the first logical sum circuit and the second logical sum circuit are provided in the input side circuit (configuration 1-18).
- the signal transmission circuit device having such a configuration can reduce the number of isolators in the input signal transmission unit by performing a logical OR process of the signals, and can also reduce the first correction signal, the first input pulse, the second correction signal, and the second correction signal.
- the input pulses are in a mutually complementary relationship, and the noise resistance characteristics of the signal transmission circuit device are further improved.
- the input signal transmission unit includes an OR circuit that performs an OR operation on the first correction signal, the second correction signal, the first input pulse, and the second input pulse.
- the restoration circuit may be configured by a D flip-flop in which an output of the OR circuit is input to a clock terminal (configuration 1-19).
- the logical sum circuit is provided in the input side circuit (configuration 1-20).
- the signal transmission circuit device having such a configuration can reduce the number of isolators in the input signal transmission unit and can reduce the size of the signal transmission circuit device.
- Another signal transmission circuit device of the present invention is: (A) a first AND circuit that receives a control input signal input to the input side circuit and outputs a first correction signal; (B) a second AND circuit that receives an inverted signal of the control input signal and outputs a second correction signal; (C) an input signal transmission unit that receives the first correction signal and the second correction signal and transmits a signal from the input side circuit to the output side circuit; (D) an input signal restoration circuit that receives the output of the input signal transmission unit and outputs a control output signal equivalent to the control input signal; (E) a feedback signal transmission unit that receives the control output signal, transmits a signal from the output side circuit to the input side circuit, and outputs a feedback signal; (F) a logical comparison circuit that receives the control input signal and the feedback signal, performs a logical comparison between the control input signal and the feedback signal, and outputs a logical comparison signal; (G) a comparison pulse generation circuit that receives the logical comparison signal and outputs a
- Still another signal transmission circuit device of the present invention includes: (A) a first edge detection circuit that detects a rising edge of a control input signal input to an input side circuit and generates a first input pulse; (B) a second edge detection circuit for detecting a falling edge of the control input signal and generating a second input pulse; (C) Signal synthesis that receives the control input signal, the first input pulse, and the second input pulse, and outputs a set signal or a reset signal at the timing when the first input pulse or the second input pulse is received.
- Circuit (D) an input signal transmission unit that receives the set signal and the reset signal and transmits a signal from the input side circuit to the output side circuit; (E) an input signal restoration circuit that receives an output of the input signal transmission unit and outputs a control output signal equivalent to the control input signal; (F) a feedback signal transmission unit that receives the control output signal, transmits a signal from the output side circuit to the input side circuit, and outputs a feedback signal; (G) a logical comparison circuit that receives the control input signal and the feedback signal, performs a logical comparison between the control input signal and the feedback signal, and outputs a logical comparison signal; (H) a comparison pulse generation circuit that receives the logical comparison signal and outputs a logical comparison pulse signal synchronized with the logical comparison signal; (I) The signal synthesis circuit receives the logical comparison pulse signal together with the control input signal, the first input pulse, and the second input pulse, and also at the timing when the logical comparison pulse signal is received.
- the set signal or the reset signal
- the signal synthesis circuit is (A) an OR circuit for receiving the first input pulse, the second input pulse, and the logical comparison pulse signal; (B) a first AND circuit that receives the control input signal and an output of the OR circuit and outputs the set signal; (C) It may be configured to have a second AND circuit that receives the inverted signal of the control input signal and the output of the OR circuit and outputs the reset signal (Configuration 1-23).
- the input signal transmission unit and the feedback signal transmission unit each include at least one transformer (configuration 1-24) It is good to.
- the input signal restoration circuit may be configured by an RS flip-flop (configuration 1-25).
- the feedback signal transmission unit generates a feedback pulse having a continuous pulse in synchronization with the control output signal.
- a waveform shaping circuit for shaping the waveform of the feedback pulse (1-26th configuration).
- a semiconductor device is a semiconductor device in which coils are integrated, and a first current supply pad and a first voltage measurement pad are provided at one end of the coil. A second current supply pad and a second voltage measurement pad are connected to the other end of the coil (a configuration of (2-1)).
- the first current supply pad and the first voltage measurement pad are the first current supply probe and the first voltage measurement probe.
- the second current supply pad and the second voltage measurement pad are integrally formed as a first common pad having an area that can be contacted at the same time.
- the second voltage measuring probe may be formed integrally as a second shared pad having an area where the second voltage measuring probe can be contacted at the same time (configuration 2-2).
- a predetermined constant current is provided between the first current supply pad and the second current supply pad.
- a step of measuring a voltage generated between the first voltage measurement pad and the second voltage measurement pad (a configuration of 2-3).
- the inspection apparatus for inspecting the semiconductor device having the above configuration 2-1 or 2-2 includes a first current supply probe brought into contact with the first current supply pad, and the first voltage.
- the signal transmission device generates (N + a) signals (N + a) from the first transformer driving signal in response to a pulse edge at which the input signal changes from the first logic level to the second logic level.
- N + a) pulses are applied to the second transformer drive signal in response to a pulse edge at which the input signal changes from the second logic level to the first logic level.
- a transformer drive signal generation unit for generating; a first transformer for generating a first induction signal in the secondary winding in response to the first transformer drive signal input to the primary winding; and an input to the primary winding
- a second transformer for generating a second induced signal in a secondary winding in response to the second transformer driving signal generated; and comparing the first induced signal with a predetermined threshold voltage to generate a first comparison signal
- a first comparator that A second comparator for comparing the second induced signal with a predetermined threshold voltage to generate a second comparison signal; detecting that N pulses have occurred in the first comparison signal and generating a first detection signal;
- a first pulse detector that generates a pulse; a second pulse detector that detects that N pulses have occurred in the second comparison signal and generates a pulse in a second detection signal; and the first detection signal
- the output signal is changed from the first logic level to the second logic level in response to a pulse generated in the second period, and the output signal is changed from the second logic level in response to the
- the first pulse detector counts the number of pulses generated in the first comparison signal, and the count value reaches N when the count value reaches N.
- the first pulse detection unit has a count value reset by a pulse generated in the second comparison signal
- the second pulse detection unit A configuration in which the count value is reset by a pulse generated in the first comparison signal (configuration 3-3) is preferable.
- the transformer drive signal generation unit includes a pulse generation unit that generates a pulse signal having a predetermined frequency; the pulse number of the pulse signal is counted, and the count value is A counter that stops driving the pulse generator when reaching (N + a); and starts driving the pulse generator when a pulse edge of the input signal is detected, and resets the count value of the counter An edge detection unit that performs distribution; and a pulse distribution unit that distributes the pulse signal as one of the first transformer drive signal and the second transformer drive signal according to the input signal (third to fourth) (Configuration).
- the pulse generation unit may perform the period from when the edge detection unit detects the pulse edge of the input signal until a predetermined time elapses.
- a configuration that does not generate a pulse signal (configuration 3-5) is preferable.
- the signal transmission device includes a transformer drive signal generation unit that generates (N + a) pulses (where N ⁇ 2, a ⁇ 0) in the transformer drive signal according to the pulse edge of the input signal; A transformer that generates an induced signal in the secondary winding in response to the transformer drive signal input to the primary winding; a comparator that compares the induced signal with a predetermined threshold voltage to generate a comparison signal; And a pulse detector that detects that N pulses have been generated in the comparison signal and generates a pulse in the output signal (configuration 3-6).
- a motor driving device includes a signal transmission device having any one of the above-mentioned configurations 3-1 to 3-6, and performs a drive control of the motor using the output signal (third configuration). -7).
- the signal transmission circuit device of the present invention includes a feedback signal transmission unit that feeds back a control output signal, a logical comparison circuit that performs a logical comparison between the control input signal and the feedback signal, a first pulse generation circuit that outputs a first correction signal, a second Since the second pulse generation circuit that outputs the correction signal is provided, it is possible to detect a mismatch between the control input signal and the control output signal, and to quickly correct the control output signal. Further, since the first pulse generation circuit and the second pulse generation circuit output the correction signal only when the input / output signals do not match, the operation with low power consumption is possible.
- a first edge detection circuit that detects a rising edge of a control input signal and generates a first input pulse
- a second edge detection that detects a falling edge of the control input signal and generates a second input pulse. If the circuit has a configuration, the potential transition in the control input signal is immediately reflected in the control output signal, and the minimum input pulse width of the control input signal is reduced without being affected by the delay of the feedback signal with respect to the control input signal. It can be greatly reduced. Thereby, the use of the signal transmission circuit device can be expanded.
- FIG. 2 The figure which shows the signal transmission circuit apparatus concerning the 1st Embodiment of this invention
- FIG. 2 shows the signal transmission circuit apparatus concerning the 2nd Embodiment of this invention.
- Modification of the second embodiment (FIG. 2) of the present invention Timing chart showing pulse signals of respective parts of the second embodiment (FIG. 2) of the present invention
- the figure which shows the specific circuit structure of the waveform shaping circuit concerning this invention Timing chart of each part of waveform shaping circuit shown in FIG. Timing chart showing pulse signals of respective parts when a signal having a small pulse width is inputted to the second embodiment (FIG. 2) of the present invention.
- FIG. 2 shows the signal transmission circuit apparatus concerning the 3rd Embodiment of this invention.
- Modification of the third embodiment FIG.
- the figure which shows the drive circuit apparatus of the conventional power semiconductor The figure which shows the conventional signal transmission circuit apparatus
- the figure which shows another conventional signal transmission circuit apparatus Schematic diagram showing a first embodiment of a semiconductor device according to the present invention. Schematic diagram for explaining defective product inspection of semiconductor device X10A The schematic diagram which shows 2nd Embodiment of the semiconductor device which concerns on this invention.
- Schematic diagram for explaining defective product inspection of semiconductor device X10B The block diagram which shows the example of 1 structure of the motor drive device using the semiconductor device which concerns on this invention Detailed view of transmission / reception circuit part via transformers 31-34 Schematic diagram showing an example of terminal arrangement and chip arrangement in the package External terminal description table Electrical characteristics table of switch control device 1 Schematic diagram showing a layout example of transformers 31-34 Chip cross-sectional view showing the vertical structure of the transformer 31 Schematic diagram showing a conventional example of a semiconductor device integrated with a coil
- Schematic diagram for explaining defective product inspection of semiconductor device Y10 1 is a circuit block diagram showing a first embodiment of a signal transmission device according to the present invention.
- Timing chart showing an example of noise cancellation operation The circuit block diagram which shows 2nd Embodiment of the signal transmission apparatus which concerns on this invention Timing chart showing first generation operation of transformer drive signal Timing chart showing an example of noise cancellation operation Timing chart to explain why output jitter occurs Timing chart to explain why output jitter occurs Timing chart showing second generation operation of transformer drive signal Timing chart for explaining the reason for eliminating output jitter Timing chart for explaining the reason for eliminating output jitter Circuit block diagram showing a conventional example of a signal transmission device Timing chart showing an example of normal operation Timing chart showing an example of abnormal operation Timing chart showing an example of abnormal operation Timing chart showing an example of abnormal operation Timing chart showing an example of abnormal operation Timing chart showing an example of abnormal operation Timing chart showing an example of abnormal operation Timing chart showing an example of abnormal operation
- FIG. 1 shows a signal transmission circuit device according to a first embodiment.
- the signal transmission circuit device 200 includes an input terminal 201, a first pulse generation circuit 202, a second pulse generation circuit 204, an input signal transmission unit 206, an input signal restoration circuit 208, an output terminal 219, a feedback signal transmission unit 210, and a logic comparison circuit. 212.
- the signal transmission circuit device 200 can be divided into an input side circuit 200A and an output side circuit 200B with the input signal transmission unit 206 and the feedback signal transmission unit 210 as a boundary. Further, the input signal transmission unit 206 and the feedback signal transmission unit 210 exist so as to straddle the input side circuit 200A and the output side circuit 200B, and the input signal transmission unit 206 and the feedback signal transmission unit 210 include an isolator. By doing so, the input side circuit 200A and the output side circuit 200B can be insulated in a DC manner.
- photocouplers and transformers are used as isolators.
- an isolator a transformer in which a coil is formed on an IC chip and the coil is applied to a primary winding and a secondary winding of the transformer has been used.
- Each embodiment of the present invention can be configured with either a photocoupler or a transformer.
- the isolator in the input signal transmission unit 206 and the isolator in the feedback signal transmission unit 210 use the same type of element. That is, when a transformer is used as an isolator in the input signal transmission unit 206, a transformer is also used in the feedback signal transmission unit 210.
- the input side circuit 200A, the transformer, and the output side circuit 200B may be formed on different semiconductor substrates, or the input side circuit 200A and the output side circuit 200B may be formed on different semiconductor substrates.
- the transformer may be formed on the same substrate as the input side circuit 200A or the output side circuit 200B. The same applies to the other embodiments in this specification.
- the control input signal Sin input to the input terminal 201 is transmitted to the first pulse generation circuit 202 and the second pulse generation circuit 204.
- a rectangular pulse signal is used as the control input signal Sin.
- the first pulse generation circuit 202 and the second pulse generation circuit 204 receive a logical comparison signal Sc, which is an output of a logical comparison circuit 212 described later, in addition to the control input signal Sin, and control input signal Sin and logical comparison signal, respectively.
- Sc becomes the first combination or the second combination
- the first correction signal Sa1 or the second correction signal Sa2 for correcting the control output signal Sout is output.
- the logical comparison circuit 212 performs a logical comparison between the control input signal Sin and the feedback signal Sf, and outputs a logical comparison result between the two as a logical comparison signal Sc.
- the feedback signal Sf is a signal obtained by feeding back the control output signal Sout to the input side circuit 200A by the feedback signal transmission unit 210.
- the logical comparison signal Sc is, for example, when the control input signal Sin is the first potential (for example, high level) and the feedback signal Sf is the first potential, or when the control input signal Sin is the second potential (for example, low level) and the feedback signal Sf is In the case of the second potential, the control input signal Sin and the feedback signal Sf become the second potential indicating that the logical comparison result is “match”, and the control input signal Sin is the first potential and the feedback signal Sf is the second potential. In this case, or when the control input signal Sin is the second potential and the feedback signal Sf is the first potential, the control input signal Sin is a signal that becomes the first potential indicating that the feedback signal Sf is “mismatched”.
- the first pulse generation circuit 202 outputs the first correction signal Sa1 when the combination of the control input signal Sin and the logic comparison signal Sc becomes the first combination.
- the first combination is a combination in which the logical comparison result of the logical comparison circuit 212 is “mismatch” and the control input signal Sin becomes the first potential. That is, the first correction signal Sa1 is a signal for correcting a control output signal Sout described later to the first potential when the input / output is “mismatch” and the control input signal Sin is the first potential.
- the second pulse generation circuit 204 outputs the second correction signal Sa2 when the combination of the control input signal Sin and the logical comparison signal Sc is a second combination different from the first combination.
- the second combination is a combination in which the logical comparison result of the logical comparison circuit 212 is “mismatch” and the control input signal Sin becomes the second potential. That is, the second correction signal Sa2 is a signal for correcting a control output signal Sout described later to the second potential when the input / output is “mismatch” and the control input signal Sin is the second potential.
- the first pulse generation circuit 202 and the second pulse generation circuit 204 output respective correction signals and cause a control output signal Sout to be described later to transition by an input / output mismatch based on a potential transition in the control input signal Sin.
- the correction signal is output in the same manner, and the input / output mismatch is eliminated.
- the first correction signal Sa1 and the second correction signal Sa2 are transmitted to the output side circuit 200B by the input signal transmission unit 206 and transmitted to the input signal restoration circuit 208 in the output side circuit 200B.
- the input signal restoration circuit 208 receives the first correction signal Sa1 and the second correction signal Sa2 transmitted by the input signal transmission unit 206, and outputs a control output signal Sout equivalent to the control input signal Sin based on both signals. Output to terminal 219.
- the input signal restoration circuit 208 can be configured using, for example, a D flip-flop or an RS flip-flop.
- the control output signal Sout is also transmitted to the feedback signal transmission unit 210.
- the feedback signal transmission unit 210 transmits a signal from the output side circuit 200B to the input side circuit 200A, and outputs the feedback signal Sf in the input side circuit 200A. .
- the feedback signal Sf is transmitted to the logic comparison circuit 212, and the logic comparison with the control input signal Sin is performed.
- the logic comparison circuit 212 can be configured using, for example, an exclusive OR circuit. The same applies to the other embodiments in this specification.
- the feedback signal transmission unit 210 converts the control output signal Sout into a signal having a small pulse width in the output side circuit 200B in order to reduce power consumption associated with signal transmission, and outputs the signal from the output side circuit 200B to the input side circuit 200A. After the transmission, it is desirable to restore the feedback signal Sf equivalent to the control output signal Sout in the input side circuit 200A. The same applies to other examples of the present specification.
- the control output signal Sout is always kept in agreement with the control input signal Sin by the series of signal paths described above. That is, the first pulse generation circuit 202 and the second pulse generation circuit 204 have a function of reflecting the potential transition in the control input signal Sin in the control output signal Sout and a function of eliminating input / output mismatch due to abnormality in the circuit. There are two.
- FIG. 2 shows a signal transmission circuit device according to the second embodiment.
- FIG. 2 shows a part of FIG. 1 with a specific circuit.
- the signal transmission circuit device 220 includes an input terminal 221, a first pulse generation circuit 222, a second pulse generation circuit 224, a first transformer 226, a second transformer 228, an RS flip-flop 230, an output terminal 249, a feedback pulse generation circuit 232, A third transformer 234, a waveform shaping circuit 236, and a logic comparison circuit 238 are provided.
- An input signal transmission unit 220C that transmits a signal from the input side circuit 220A to the output side circuit 220B includes a first transformer 226 and a second transformer 228, and a feedback signal transmission that transmits a signal from the output side circuit 220B to the input side circuit 220A.
- the unit 220D includes a feedback pulse generation circuit 232, a third transformer 234, and a waveform shaping circuit 236.
- the control input signal Sin input to the input terminal 221 is transmitted to the first pulse generation circuit 222 and the second pulse generation circuit 224.
- the first pulse generation circuit 222 outputs the first correction signal Sa1 when the control input signal Sin and a logic comparison signal Sc described later become a first combination (for example, both are the first potential). That is, the first correction signal Sa1 is the control output signal Sout when the logical comparison result between the control input signal Sin and the feedback signal Sf in the logical comparison circuit 238 is “mismatch” and the control input signal Sin is at the first potential. It is a signal for correcting to the first potential.
- the second pulse generation circuit 224 has a second combination in which the control input signal Sin and a logic comparison signal Sc described later are different from the first combination (for example, the control input signal Sin is the second potential and the logic comparison signal Sc is the first potential).
- the second correction signal Sa2 is output. That is, the second correction signal Sa2 is the control output signal Sout when the logical comparison result between the control input signal Sin and the feedback signal Sf in the logical comparison circuit 238 is “mismatch” and the control input signal Sin is at the second potential. This is a signal for correcting to the second potential.
- the pulse widths of the first correction signal Sa1 and the second correction signal Sa2 are set smaller than the pulse width of the control input signal Sin in order to reduce power consumption during signal transmission. The same applies to the other embodiments in this specification.
- the first pulse generation circuit 222 and the second pulse generation circuit 224 have a single pulse (for example, with a pulse width of 25 ns) when the control input signal Sin and the logical comparison signal Sc become a predetermined combination (first combination or second combination).
- the control input signal Sin and the logic comparison signal Sc may be configured to generate a continuous pulse signal during a period in which the control input signal Sin and the logical comparison signal Sc are in a predetermined combination (first combination or second combination).
- Good for example, the pulse width is set to 25 ns and the period is set to 200 ns). The same applies to the other embodiments in this specification.
- the first pulse generation circuit 222 and the second pulse generation circuit 224 may be configured to combine an AND circuit and a rising edge detection circuit, for example.
- the first pulse generation circuit 222 and the second pulse generation circuit 224 may be configured to combine, for example, an AND circuit, a ring oscillator, and a rising edge detection circuit.
- the first pulse generation circuit 222 and the second pulse generation circuit 224 When the configuration is such that a continuous pulse signal is generated, the first pulse generation circuit 222 and the second pulse generation circuit 224 generate pulse signals until the “mismatch” between the control input signal Sin and the control output signal Sout is resolved. Thus, the reliability of the signal transmission circuit device is improved.
- the first correction signal Sa1 is transmitted to the output side circuit 220B by the first transformer 226 and input to the set terminal S of the RS flip-flop 230.
- the second correction signal Sa2 is transmitted to the output side circuit 220B by the second transformer 228 and input to the reset terminal R of the RS flip-flop 230.
- the RS flip-flop 230 receives the first correction signal Sa1 and the second correction signal Sa2, and outputs a control output signal Sout equivalent to the control input signal Sin.
- the control output signal Sout is taken out from the output terminal 249 and transmitted to the feedback pulse generation circuit 232.
- the feedback pulse generation circuit 232 generates a feedback pulse Sfp having a continuous pulse during the period when the control output signal Sout is at the second potential.
- the feedback pulse Sfp is set to have a pulse width of 25 ns and a period of 600 ns, for example.
- the feedback pulse Sfp may be generated during the period in which the control output signal Sout is at the first potential.
- the waveform shaping in the waveform shaping circuit 236 and the logic comparison in the logic comparison circuit 238 are convenient. Must be considered.
- the feedback pulse generation circuit 232 includes, for example, an oscillator that generates a rectangular wave signal (continuous pulse signal), an AND circuit for taking an AND of the oscillation pulse signal generated from the oscillator and the control output signal Sout, and Accordingly, an inverter circuit can be used.
- the feedback pulse Sfp is transmitted to the input side circuit 220A by the third transformer 234 and transmitted to the waveform shaping circuit 236.
- the waveform shaping circuit 236 shapes the feedback pulse Sfp into a rectangular wave signal substantially equivalent to the control output signal Sout.
- the waveform shaping circuit 236 can be configured using, for example, a switching transistor, a current source, a capacitor, a comparator, and the like. A specific configuration of the circuit will be described later.
- the waveform shaping circuit 236 outputs the shaped rectangular wave signal as the feedback signal Sf, and the output feedback signal Sf is transmitted to the logic comparison circuit 238 to compare whether or not it matches the control input signal Sin. . Both signals are compared, and a logical comparison signal Sc indicating whether the control input signal Sin and the feedback signal Sf match or does not match is transmitted to the first pulse generation circuit 222 and the second pulse generation circuit 224.
- the logical comparison circuit 238 can be configured by, for example, an exclusive OR circuit.
- the control input signal Sin and the control output signal Sout are “mismatched”, depending on the potential of the control input signal Sin at that time, the first correction signal Sa1 or the first correction signal Sa1 2 correction signal Sa2 is generated, and the control output signal Sout is corrected.
- the control input signal Sin and the control output signal Sout are always kept at the same potential (first potential or second potential).
- FIG. 3 shows a modification of the signal transmission circuit device 220 shown in FIG.
- the signal transmission circuit device 800 includes a comparison pulse generation circuit 820 that converts the logical comparison signal Sc into a logical comparison pulse signal Scp synchronized with the logical comparison signal Sc, and the first pulse generation circuit 222 and the second pulse generation circuit 224 are provided. Instead, the first AND circuit 802 and the second AND circuit 804 are provided, which is different from FIG. With this configuration, the circuit configuration of the signal transmission circuit device can be simplified.
- the comparison pulse generation circuit 820 may be configured to generate a single pulse (for example, set to a pulse width of 25 ns) when the logical comparison signal Sc becomes the first potential, or during a period in which the logical comparison signal Sc is at the first potential. It is good also as a structure which generates a continuous pulse signal (for example, it sets to pulse width 25ns and period 200ns). The same applies to the other embodiments in this specification.
- the comparison pulse generation circuit 820 may be configured by a rising edge detection circuit, for example.
- the comparison pulse generation circuit 820 may be configured to combine, for example, a ring oscillator and a rising edge detection circuit.
- the configuration of the first transformer 806, the second transformer 808, the RS flip-flop 810, the feedback pulse generation circuit 812, the third transformer 814, the waveform shaping circuit 816, and the logic comparison circuit 818 in the signal transmission circuit device 800 is shown in FIG.
- the signal transmission circuit device 220 shown in FIG. 1 is similar to the first transformer 226, the second transformer 228, the RS flip-flop 230, the feedback pulse generation circuit 232, the third transformer 234, the waveform shaping circuit 236, and the logic comparison circuit 238. Is omitted.
- FIG. 4 is a timing chart showing signals at various parts of the signal transmission circuit device 220 shown in FIG.
- the timing chart 500 shows the above-described control input signal Sin, logic comparison signal Sc, first correction signal Sa1, second correction signal Sa2, control output signal Sout, feedback pulse Sfp, and feedback signal Sf in the signal transmission circuit device 220.
- FIG. 6 shows the transition of the potential (first potential or second potential) with time.
- the control input signal Sin shown in FIG. 4A is an example of the control input signal Sin input to the input terminal 221 of the signal transmission circuit device 220, and indicates a signal having a pulse width of 25 ⁇ s and a period of 50 ⁇ s.
- the first pulse generation circuit 222 determines that the control input signal Sin and the logical comparison signal Sc are in the first combination (for example, both are the first potential) as shown in FIG. c) The pulse A2 is generated.
- the pulse widths of the first correction signal Sa1 and the second correction signal Sa2 are set sufficiently smaller than the control input signal Sin.
- the control output signal Sout is the same as the control input signal Sin at the same timing as the pulse A2 in FIG. It is corrected to the first potential (FIG. 4 (e), rise X2).
- the rise of the feedback signal Sf shown in FIG. 4 (g) is delayed by the delay time Td due to the influence of the waveform shaping time in the waveform shaping circuit 236, but when the input pulse width is sufficiently larger than the delay time Td. Does not affect the control output signal Sout. The case where the input pulse width is short will be described later.
- the second pulse generation circuit 224 causes the second combination of the control input signal Sin and the logical comparison signal Sc (for example, the control input signal Sin is the second potential and the logical comparison signal Sc is the first potential). Based on the fact that the potential is reached, the pulse B2 in FIG. 4 (d) is generated.
- the control output signal Sout is the same as the control input signal Sin at the same timing as the pulse B2 in FIG. It is corrected to the second potential (FIG. 4 (e), falling Y2).
- the control output signal Sout When the noise R1 is mixed in the second correction signal Sa2, the control output signal Sout temporarily transits from the first potential to the second potential (FIG. 4 (e), falling Z1), but the potential in the control output signal Sout. 4 is transmitted to the logic comparison circuit 238 as a potential transition in the feedback signal Sf, and the logic comparison circuit 238 determines that the control input signal Sin and the feedback signal Sf are “mismatched” with respect to FIG. As shown at the rising edge R2, the first potential is obtained.
- the first pulse generation circuit 222 transmits the pulse R3 in FIG. 4C, and the RS flip-flop 230 outputs the control output signal Sout to the first based on the pulse R3.
- the potential is corrected (FIG. 4 (e), rising Z2).
- the logic comparison circuit 238 immediately detects that the control input signal Sin and the control output signal Sout are “mismatched”, and the first correction signal Sa1 or the second correction signal Sa1 By transmitting the correction signal Sa2, the control output signal Sout is corrected to the same potential (first potential or second potential) as the control input signal Sin immediately after the input / output becomes “mismatch”.
- the output signal correction function works in the same way, and the control output signal Sout is corrected to the same potential (first potential or second potential) as the control input signal Sin. Since the signal flow in each part is the same, detailed description thereof is omitted.
- the rise of the feedback signal Sf is strictly delayed from the control output signal Sout by the delay time Td.
- the length of the delay time Td is, for example, about 1 ⁇ s to 2 ⁇ s.
- FIG. 5 shows a circuit configuration of the waveform shaping circuit 236 used in the signal transmission circuit device 220.
- the waveform shaping circuit 236 is turned on and off by the feedback pulse Sfp input to the input terminal 901, and in cooperation with the switching transistor 904, a current source 902 for generating a shaped feedback signal Sfc different from the feedback pulse Sfp.
- the feedback pulse Sfp synchronized with the control output signal Sout is a signal having a continuous pulse during the period when the control output signal Sout is at the second potential.
- the pulse width is set to 25 ns and the period is set to 600 ns.
- the feedback pulse Sfp is input to the gate electrode of the switching transistor 904. While the feedback pulse Sfp is at the first potential, the switching transistor 904 is turned on, and the current supplied from the current source 902 is guided to GND. Meanwhile, the capacitor 906 is discharged.
- the switching transistor 904 While the feedback pulse Sfp is at the second potential, the switching transistor 904 is turned off, the electric current supplied from the current source 902 accumulates charges in the capacitor 906, and the potential of the shaped feedback signal Sfc increases.
- the shaped feedback signal Sfc is input to the comparator 910.
- the comparator 910 sets the feedback signal Sf as the first potential when the potential of the shaped feedback signal Sfc is higher than the threshold voltage Vref, and sets the feedback signal Sf as the second potential when the potential of the shaped feedback pulse Sfc is lower than the threshold voltage Vref. To do.
- the pulse signal is periodically sent as the feedback pulse Sfp
- the potential of the shaped feedback signal Sfc does not reach the threshold voltage Vref
- the feedback signal Sf is maintained at the second potential, but the pulse signal is
- the charge is accumulated in the capacitor 906, and when the charge exceeding the threshold voltage Vref is accumulated, the feedback signal Sf becomes the first potential.
- FIG. 6 is a timing chart showing signals at various parts of the waveform shaping circuit 236 and the control output signal Sout.
- a timing chart 950 shows the potential transition of the control output signal Sout, the feedback pulse Sfp, the shaped feedback signal Sfc, and the feedback signal Sf described above in the signal transmission circuit device 220 over time.
- the control output signal Sout for example, a signal having a pulse width of 25 ⁇ s and a period of 50 ⁇ s is fed back.
- the feedback pulse Sfp is a signal generated by the feedback pulse generation circuit 232, and the control output signal Sout is a signal having a continuous pulse during the second potential.
- the pulse width is set to 25 ns and the period is set to 600 ns.
- the shaped feedback signal Sfc is at the ground potential while the feedback pulse Sfp is at the first potential, and the potential is increased by the charge accumulated in the capacitor 906 while the feedback pulse Sfp is at the second potential.
- the feedback signal Sf becomes the second potential when the potential of the shaped feedback signal Sfc is less than Vref, and becomes the first potential when the potential of the shaped feedback signal Sfc exceeds Vref.
- the rise of the feedback signal Sf is controlled by the time from when the control output signal Sout becomes the first potential and the supply of the continuous pulse by the feedback pulse Sfp stops until the charge exceeding Vref is accumulated in the capacitor 906. Delayed by the delay time Td from the rise of the signal Sout.
- FIG. 7 is a timing chart of signals at various parts when a control input signal Sin having a pulse width shorter than the delay time Td described above is input to the signal transmission circuit device 220 shown in FIG.
- the timing chart 550 shows the above-described control input signal Sin, logic comparison signal Sc, first correction signal Sa1, second correction signal Sa2, control output signal Sout, feedback pulse Sfp, and feedback signal Sf in the signal transmission circuit device 220.
- FIG. 6 shows the transition of the potential (first potential or second potential) with time.
- the signal shown in FIG. 7A is an example of the control input signal Sin input to the input terminal 221 and indicates a signal having a pulse width of 1 ⁇ s and a period of 5 ⁇ s.
- the control input signal Sin transitions from the second potential to the first potential (FIG. 7 (a), rise X1)
- the feedback signal Sf at the moment of transition remains at the second potential, so that the logic comparison signal Sc is controlled.
- the first potential indicates a mismatch between the signal Sin and the feedback signal Sf (FIG. 7B, rising Z1).
- the first pulse generation circuit 222 As the logic comparison signal Sc becomes the first potential, the first pulse generation circuit 222 generates the pulse A as the first correction signal Sa1 in FIG.
- the first correction signal Sa1 is input to the set terminal S of the RS flip-flop 230, and the control output signal Sout is corrected to the first potential (FIG. 7 (e), rising X2).
- the feedback pulse Sfp stops supplying the continuous pulse (FIG. 7 (f)).
- the feedback signal Sf becomes the first potential (FIG. 7 (g), rise B1).
- the control input signal Sin is already at the second potential.
- the logical comparison signal Sc becomes the first potential indicating “mismatch” between the feedback signal Sf and the control input signal Sin (FIG. 7B, rising B2).
- the second pulse generation circuit As the logical comparison signal Sc becomes the first potential, the second pulse generation circuit generates the second correction signal Sa2 (FIG. 7 (d), pulse B3).
- the second correction signal Sa2 is input to the reset terminal R of the RS flip-flop 230, and the control output signal Sout is corrected to the second potential (FIG. 7 (e), falling Y2).
- a method of eliminating the delay time Td by adopting a configuration in which the waveform shaping circuit 236 is not used in the feedback signal transmission unit 220D, or in parallel with the first pulse generation circuit 222 and the second pulse generation circuit 224.
- a configuration in which the waveform shaping circuit 236 is not used in the feedback signal transmission unit 220D is described in the third embodiment, and a configuration in which an edge detection circuit for the control input signal Sin is provided in the fourth embodiment.
- FIG. 8 shows a signal transmission circuit device according to the third embodiment.
- the signal transmission circuit device 250 includes an input terminal 251, a first pulse generation circuit 252, a second pulse generation circuit 254, a first transformer 256, a second transformer 258, an RS flip-flop 260, an output terminal 279, and a first output edge detection circuit. 262, a second output edge detection circuit 264, a third transformer 266, a fourth transformer 268, a second RS flip-flop 270, and a logic comparison circuit 272.
- An input signal transmission unit 250C for transmitting a signal from the input side circuit 250A to the output side circuit 250B is configured by a first transformer 256 and a second transformer 258, and a feedback signal transmission for transmitting a signal from the output side circuit 250B to the input side circuit 250A.
- the unit 250D includes a first output edge detection circuit 262, a second output edge detection circuit 264, a third transformer 266, a fourth transformer 268, and a second RS flip-flop 270.
- the signal transmission circuit device 250 includes a feedback signal transmission unit 250D, a first output edge detection circuit 262, a second output edge detection circuit 264, 2 is different from FIG. 2 in that the third transformer 266, the fourth transformer 268, and the second RS flip-flop 270 are configured.
- the configuration of the first pulse generation circuit 252, the second pulse generation circuit 254, the first transformer 256, the second transformer 258, the RS flip-flop 260, and the logic comparison circuit 272 in the signal transmission circuit device 250 is shown in FIG. Since it is the same as the first pulse generation circuit 222, the second pulse generation circuit 224, the first transformer 226, the second transformer 228, the RS flip-flop 230, and the logic comparison circuit 238 in the transmission circuit device 220, detailed description is omitted. To do.
- the control output signal Sout restored in the output side circuit 250B includes a first output edge detection circuit 262 that detects a rising edge of the control output signal Sout and a second output edge detection circuit that detects a falling edge of the control output signal Sout.
- H.264 temporarily converts the first feedback pulse Sfp1 and the second feedback pulse Sfp2 into the first feedback pulse Sfp2 and then transmits the same to the input circuit 250A by the third transformer 266 and the fourth transformer 268.
- the first feedback pulse Sfp1 and the second feedback pulse Sfp2 are restored to the feedback signal Sf equivalent to the control output signal Sout by the second RS flip-flop 270 in the input side circuit 250A.
- the feedback signal transmission unit 250D of the signal transmission circuit device 250 does not have a waveform shaping circuit, the rising of the feedback signal Sf is hardly delayed with respect to the control output signal Sout.
- FIG. 9 is a modification of the signal transmission circuit device 250 shown in FIG.
- the signal transmission circuit device 280 is different from FIG. 8 in that the feedback signal transmission unit 280D includes an output edge detection circuit 292, a third transformer 294, and a D flip-flop 296.
- the first pulse generation circuit 282, the second pulse generation circuit 284, the first transformer 286, the second transformer 288, the RS flip-flop 290, and the logic comparison circuit 298 are configured as shown in FIG. Since it is the same as the first pulse generation circuit 252, the second pulse generation circuit 254, the first transformer 256, the second transformer 258, the RS flip-flop 260, and the logic comparison circuit 272 in the transmission circuit device 250, detailed description is omitted. To do.
- the output edge detection circuit 292 detects the rising edge and the falling edge of the control output signal Sout and generates a feedback pulse Sfp.
- the feedback pulse Sfp is transmitted to the input side circuit 280A by the third transformer 294 and input to the clock terminal CLK of the D flip-flop 296.
- the D flip-flop 296 is configured such that the output potential (first potential or second potential) of the output terminal Q transitions at the timing when the pulse input to the clock terminal CLK rises. As a result, the control output The signal Sout is temporarily changed to the feedback pulse Sfp by the output edge detection circuit 292 and then restored to the feedback signal Sf equivalent to the control output signal Sout by the D flip-flop 296.
- the number of transformers in the feedback signal transmission unit 280D can be reduced to one, and the signal transmission circuit device can be reduced in size.
- a pulse indicating the rising edge of the control output signal Sout and a pulse indicating the falling edge of the control output signal Sout are input to one clock terminal CLK.
- the noise resistance characteristic of the signal transmission circuit device 280 is lowered.
- FIG. 10 shows another modification of the signal transmission circuit device 250 shown in FIG.
- the signal transmission circuit device 300 includes a logical sum circuit 306 that performs a logical sum process on the first correction signal Sa1 and the second correction signal Sa2, thereby reducing the number of transformers in the input signal transmission unit 300C to one in the output side circuit 300B.
- a configuration in which a D flip-flop 310 is used instead of the RS flip-flop 260 is different from that in FIG.
- the number of transformers in the input signal transmission unit 300C can be reduced to one, and the circuit can be reduced in size.
- the first correction signal Sa1 for correcting the control output signal Sout to the first potential and the second correction signal Sa2 for correcting the control output signal Sout to the second potential are input to one clock terminal CLK. Therefore, it is necessary to design in consideration of the pulse width and phase delay of each signal.
- the first pulse generation circuit 302 and the second pulse generation circuit 304 are configured to generate a single pulse.
- FIG. 11 is a timing chart showing signals at various parts of the signal transmission circuit device 250 shown in FIG.
- the timing chart 600 shows the control input signal Sin, the logic comparison signal Sc, the first correction signal Sa1, the second correction signal Sa2, the control output signal Sout, the first feedback pulse Sfp1, the second feedback in the signal transmission circuit device 250.
- the transition of the potential (first potential or second potential) over time of the pulse Sfp2 and the feedback signal Sf is shown. Also, for the convenience of drawing, the ratio of each pulse width is not always accurate.
- the signal shown in FIG. 11A is an example of the control input signal Sin inputted to the input terminal 251 of the signal transmission circuit device 250, and shows a signal having a pulse width of 25 ⁇ s and a period of 50 ⁇ s.
- the first pulse generation circuit 252 determines that the control input signal Sin and the logical comparison signal Sc are in the first combination (for example, both are the first potential) as shown in FIG. c) The pulse A2 is generated.
- the pulse widths of the first correction signal Sa1 and the second correction signal Sa2 are set to be sufficiently smaller than the control input signal Sin.
- the control output signal Sout is the same as the control input signal Sin at the same timing as the pulse A2 in FIG. It is corrected to the first potential (FIG. 11 (e), rising X2).
- the first output edge detection circuit 262 When the control output signal Sout transitions from the second potential to the first potential, the first output edge detection circuit 262 generates a pulse X3 as FIG. 11 (f) as the first feedback pulse Sfp1.
- the pulse width of the first feedback pulse Sfp1 and the second feedback pulse Sfp2 is set to 25 ns, for example, and is sufficiently smaller than the pulse width of the control output signal Sout.
- the first feedback pulse Sfp1 is transmitted to the input-side circuit 250A by the third transformer 266 and input to the set terminal S of the second RS flip-flop 270, so that the feedback signal Sf transitions to the first potential (FIG. 11 ( h), rising X4).
- the rising of the feedback signal Sf is almost simultaneously with the rising of the control output signal Sout.
- the second pulse generation circuit 254 causes the second combination of the control input signal Sin and the logical comparison signal Sc (for example, the control input signal Sin is the second potential and the logical comparison signal Sc is the first potential). Based on the fact that the potential is reached, the pulse B2 in FIG. 11 (d) is generated.
- the control output signal Sout is the same as the control input signal Sin at the same timing as the pulse B2 in FIG. It is corrected to the second potential (FIG. 11 (e), falling Y2).
- the second output edge detection circuit 264 When the control output signal Sout transitions from the first potential to the second potential, the second output edge detection circuit 264 accordingly generates the pulse Y3 as the second feedback pulse Sfp2 in FIG. 11 (g).
- the second feedback pulse Sfp2 is transmitted to the input side circuit 250A by the fourth transformer 268 and is input to the reset terminal R of the second RS flip-flop 270, so that the feedback signal Sf transitions to the second potential (FIG. 11 ( h), falling Y4).
- the signal transmission circuit device 250 shown in FIG. 8 has a control input having a shorter pulse width than the signal transmission circuit device 220 shown in FIG. It is possible to output an accurate control output signal Sout with respect to the signal Sin.
- the control output signal Sout When the noise R1 is mixed in the second correction signal Sa2, the control output signal Sout temporarily transits from the first potential to the second potential (FIG. 11 (e), falling Z1), but the potential in the control output signal Sout. Is reflected in the feedback signal Sf by the second feedback pulse Sfp2 (FIG. 11 (g), pulse R2), and the logic comparison circuit 272 is based on the fact that the control input signal Sin and the feedback signal Sf are “mismatched”. It becomes the first potential (FIG. 11B, rising R3).
- the first pulse generation circuit 252 transmits the pulse indicated by the pulse R4 in FIG. 11C as the first correction signal Sa1, and the RS flip-flop 260 transmits the pulse R4.
- the control output signal Sout is corrected to the first potential based on (FIG. 11 (e), rising Z2).
- the logic comparison circuit 272 immediately detects that the control input signal Sin and the control output signal Sout are “mismatched”, and the first correction signal Sa1 or the second correction signal Sa1 By transmitting the correction signal Sa2, the control output signal Sout is corrected to the same potential (first potential or second potential) as the control input signal Sin immediately after the input / output becomes “mismatch”.
- the output signal Sout is corrected to the same potential (first potential or second potential) as the control input signal Sin. Since the signal flow in each part is the same, detailed description thereof is omitted.
- the feedback signal transmission unit 250D includes the first output edge detection circuit 262, the second output edge detection circuit 264, the third transformer 266, the fourth transformer 268, and the second RS flip-flop 270. Therefore, for example, when noise is mixed in the first feedback pulse Sfp1, there may be a problem that the normal feedback signal Sf is not fed back to the input side circuit 250A.
- a signal transmission circuit device that overcomes these problems will be described in a fourth embodiment to be described later.
- FIG. 12 shows a signal transmission circuit device according to the fourth embodiment.
- the signal transmission circuit device 330 includes an input terminal 331, a first edge detection circuit 332, a second edge detection circuit 334, a first OR circuit 336, a second OR circuit 338, a first transformer 340, a second transformer 342, RS A flip-flop 344, an output terminal 359, a feedback pulse generation circuit 346, a third transformer 348, a waveform shaping circuit 350, a logic comparison circuit 352, a first pulse generation circuit 354, and a second pulse generation circuit 356 are provided.
- An input signal transmission unit 330C for transmitting a signal from the input side circuit 330A to the output side circuit 330B includes a first logical sum circuit 336, a second logical sum circuit 338, a first transformer 340, and a second transformer 342, and is configured as an output side.
- the feedback signal transmission unit 330D that transmits a signal from the circuit 330B to the input side circuit 330A includes a feedback pulse generation circuit 346, a third transformer 348, and a waveform shaping circuit 350.
- the signal transmission circuit device 330 detects a rising edge of the control input signal Sin and outputs a first input pulse Sb1, and detects a falling edge of the control input signal Sin and outputs a second input pulse Sb2.
- a second edge detection circuit 334 that performs a logical OR process on the first input pulse Sb1 and the first correction signal Sa1, and a second logical circuit that performs a logical OR process on the second input pulse Sb2 and the second correction signal Sa2.
- the configuration including the sum circuit 338 is different from that in FIG.
- the control input signal Sin input to the input terminal 331 is caused by the first edge detection circuit 332 and the second edge detection circuit 334 to cause the first input pulse Sb1 indicating the rising edge of the control input signal Sin and the falling edge of the control input signal Sin. Is converted to a second input pulse Sb2.
- the pulse widths of the first input pulse Sb1 and the second input pulse Sb2 are set smaller than the pulse width of the control input signal Sin in order to reduce power consumption in the first transformer 340 and the second transformer 342.
- the first input pulse Sb1 is logically ORed together with a first correction signal Sa1 (to be described later) by a first OR circuit 336 and converted into a set signal Sset that is the logical sum of the first input pulse Sb1 and the first correction signal Sa1.
- the set signal Sset is transmitted to the output side circuit 330B by the first transformer 340 and input to the set terminal S of the RS flip-flop 344.
- the second input pulse Sb2 is logically ORed together with a second correction signal Sa2 (to be described later) by the second OR circuit 338 and converted into a reset signal Sres that is the logical sum of the second input pulse Sb2 and the second correction signal Sa2.
- the reset signal Sres is transmitted to the output side circuit 330B by the second transformer 342 and input to the reset terminal R of the RS flip-flop 344.
- the RS flip-flop 344 outputs a control output signal Sout equivalent to the control input signal Sin based on the set signal Sset and the reset signal Sres.
- the control output signal Sout output from the RS flip-flop 344 is extracted from the output terminal 359 and transmitted to the feedback pulse generation circuit 346.
- the control output signal Sout is at the second potential.
- a feedback pulse Sfp having a continuous pulse in the period is generated.
- the feedback pulse Sfp is set to have a pulse width of 25 ns and a period of 600 ns, for example.
- the feedback pulse Sfp may be generated during the period in which the control output signal Sout is at the first potential.
- the waveform shaping in the waveform shaping circuit 350 and the logic comparison in the logic comparison circuit 352 are convenient. Must be considered.
- the feedback pulse generation circuit 346 includes, for example, an oscillator that generates a rectangular wave signal (continuous pulse signal), an AND circuit for calculating an AND of the oscillation pulse signal generated from the oscillator and the control output signal Sout, and Accordingly, an inverter circuit can be used.
- the feedback pulse Sfp is transmitted to the input side circuit 330A by the third transformer 348 and transmitted to the waveform shaping circuit 350.
- the waveform shaping circuit 350 shapes the feedback pulse Sfp into a rectangular wave signal substantially equivalent to the control output signal Sout.
- the waveform shaping circuit 350 can be configured using, for example, a switching transistor, a current source, a capacitor, a comparator, and the like.
- the circuit configuration is the same as in the second embodiment. The specific configuration of the circuit is shown in FIG.
- the waveform shaping circuit 350 outputs the shaped rectangular wave signal as the feedback signal Sf, and the output feedback signal Sf is transmitted to the logic comparison circuit 352 to compare whether or not it matches the control input signal Sin. . Both signals are compared, and a logic comparison signal Sc indicating whether the control input signal Sin and the feedback signal Sf match or does not match is transmitted to the first pulse generation circuit 354 and the second pulse generation circuit 356.
- the logical comparison circuit 352 can be configured by, for example, an exclusive OR circuit.
- the first pulse generation circuit 354 outputs the first correction signal Sa1 when the control input signal Sin and the logical comparison signal Sc are in the first combination (for example, both are the first potential). That is, the first correction signal Sa1 is the control output signal Sout when the logical comparison result between the control input signal Sin and the feedback signal Sf in the logical comparison circuit 352 is “mismatch” and the control input signal Sin is the first potential. It is a signal for correcting to the first potential.
- the first correction signal Sa1 is logically ORed with the first input pulse Sb1 and input to the set terminal S of the RS flip-flop 344 in the output side circuit 330B.
- the first correction signal Sa1 and the first input pulse Sb1 are in a complementary relationship.
- the second pulse generation circuit 356 has a second combination in which the control input signal Sin and the logical comparison signal Sc are different from the first combination (for example, the control input signal Sin is the second potential and the logical comparison signal Sc is the first potential).
- the second correction signal Sa2 is output. That is, the second correction signal Sa2 is the control output signal Sout when the logical comparison result between the control input signal Sin and the feedback signal Sf in the logical comparison circuit 352 is “mismatch” and the control input signal Sin is at the second potential. This is a signal for correcting to the second potential.
- the second correction signal Sa2 is logically ORed with the second input pulse Sb2 and input to the reset terminal R of the RS flip-flop 344 in the output side circuit 330B.
- the second correction signal Sa2 and the second input pulse Sb2 are in a complementary relationship.
- the potential transition in the control input signal Sin is converted into the first input pulse Sb1 or the second input pulse Sb2 by the first edge detection circuit 332 or the second edge detection circuit 334, and the RS flip-flop.
- the signal is input to the set terminal S or the reset terminal R of the terminal 344, it is immediately reflected in the control output signal Sout.
- the logic comparison circuit 352 detects “mismatch” between the control input signal Sin and the feedback signal Sf, Accordingly, since the first pulse generation circuit 354 or the second pulse generation circuit 356 outputs the first correction signal Sa1 or the second correction signal Sa2, the control output signal Sout is always the same potential (first potential or first potential) as the control input signal Sin. 2 potential).
- the first OR circuit 336 and the second OR circuit 338 are provided in the input side circuit 330A, but may be provided in the output side circuit 330B.
- the said modification is shown in FIG.
- the signal transmission circuit device 360 includes a first transformer 366 that transmits the first input pulse Sb1 to the output side circuit 360B, a second transformer 368 that transmits the second input pulse Sb2 to the output side circuit 360B, and the first correction signal Sa1 on the output side.
- a third transformer 388 for transmitting to the circuit 360B and a fourth transformer 390 for transmitting the second correction signal Sa2 to the output side circuit 360B are provided.
- the output side circuit 360B is ORed with the first input pulse Sb1 and the first correction signal Sa1.
- FIG. 12 is different from FIG. 12 in that a first OR circuit 370 to be processed and a second OR circuit 372 for ORing the second input pulse Sb2 and the second correction signal Sa2 are provided.
- the configurations of the generation circuit 384 and the second pulse generation circuit 386 are the first edge detection circuit 332, the second edge detection circuit 334, the RS flip-flop 344, and the feedback pulse generation circuit 346 in the signal transmission circuit device 330 shown in FIG.
- the third transformer 348, the waveform shaping circuit 350, the logic comparison circuit 352, the first pulse generation circuit 354, and the second pulse generation circuit 356 are the same, and detailed description thereof is omitted.
- the first input pulse Sb1, the second input pulse Sb2, the first correction signal Sa1, and the second correction signal Sa2 are transmitted to the output-side circuit 360B by separate transformers, respectively, so that the input signal transmission unit The lifetime of the transformer at 360C can be extended.
- FIG. 14 shows another modification of the signal transmission circuit device 330 shown in FIG.
- the signal transmission circuit device 400 instead of the first OR circuit 336 and the second OR circuit 338, the first input pulse Sb1, the second input pulse Sb2, the first correction signal Sa1, and the second correction signal Sa2 are logically output.
- the OR circuit 406 that performs the sum processing, the number of transformers in the input signal transmission unit 400C is reduced to one, and the configuration in which the D flip-flop 410 is used instead of the RS flip-flop 344 in the output side circuit 400B is different from FIG. .
- the number of transformers in the input signal transmission unit 400C can be reduced to one, and the signal transmission circuit device can be reduced in size.
- the first input pulse Sb1, the second input pulse Sb2, the first correction signal Sa1, and the second correction signal Sa2 are all input to one clock terminal CLK.
- a design that takes into account the pulse width and phase delay of each signal is necessary.
- the first pulse generation circuit 420 and the second pulse generation circuit 422 are configured to generate a single pulse.
- the OR circuit 406 may be provided in the output side circuit 400B.
- the said modification is shown in FIG.
- the signal transmission circuit device 430 includes a first transformer 436 that transmits the first input pulse Sb1 to the output side circuit 430B, a second transformer 438 that transmits the second input pulse Sb2 to the output side circuit 430B, and the first correction signal Sa1 on the output side.
- a third transformer 456 for transmitting to the circuit 430B and a fourth transformer 458 for transmitting the second correction signal Sa2 to the output side circuit 430B are provided.
- the output side circuit 430B has a first input pulse Sb1, a second input pulse Sb2, and a first The configuration in which an OR circuit 440 that performs an OR operation on the correction signal Sa1 and the second correction signal Sa2 is different from that in FIG.
- the second transformer 414, the waveform shaping circuit 416, the logic comparison circuit 418, the first pulse generation circuit 420, and the second pulse generation circuit 422 are the same as the second transformer 414, waveform shaping circuit 416, logic comparison circuit 418, and detailed description thereof is omitted.
- the first input pulse Sb1, the second input pulse Sb2, the first correction signal Sa1, and the second correction signal Sa2 are transmitted to the output side circuit 430B by separate transformers, respectively, so that the input signal transmission unit The life of the transformer at 430C can be extended.
- FIG. 16 shows still another modification of the signal transmission circuit device 330 shown in FIG.
- the signal transmission circuit device 850 is provided with a comparison pulse generation circuit 876 that converts the logical comparison signal Sc into a logical comparison pulse signal Scp synchronized with the logical comparison signal Sc, whereby the first pulse generation circuit 354 and the second pulse generation 12 is different from FIG. 12 in that the circuit 356 is unnecessary.
- the configuration of the signal transmission circuit device can be simplified.
- the configuration of the comparison pulse generation circuit 876 is the same as that of the comparison pulse generation circuit 820 in the signal transmission circuit device 800 shown in FIG.
- a first edge detection circuit 852, a second edge detection circuit 854, a first transformer 862, a second transformer 864, an RS flip-flop 866, a feedback pulse generation circuit 868, a third transformer 870, a waveform shaping circuit 872 and the logic comparison circuit 874 are configured in the first edge detection circuit 332, the second edge detection circuit 334, the first transformer 340, the second transformer 342, and the RS flip-flop 344 in the signal transmission circuit device 330 shown in FIG. Since this is the same as the feedback pulse generation circuit 346, the third transformer 348, the waveform shaping circuit 350, and the logic comparison circuit 352, detailed description thereof is omitted.
- the signal synthesis circuit 850E receives the control input signal Sin, the first input pulse Sb1, the second input pulse Sb2, and the logic comparison pulse signal Scp, and receives the first input pulse Sb1, the second input pulse Sb2, or the logic comparison pulse signal. At the timing of receiving Scp, the set signal Sset or the reset signal Sres is output based on the potential of the control input signal Sin at that time. As shown in FIG. 16, the OR circuit 856 that receives the first input pulse Sb1, the second input pulse Sb2, and the logic comparison pulse signal Scp, and the output of the OR circuit 856 and the first input that receives the control input signal Sin.
- the signal synthesis circuit 850E can be configured with a relatively simple configuration.
- the configuration of the signal synthesis circuit 850E is not limited to the configuration shown in FIG. 16, and various modifications can be made.
- FIG. 17 is a timing chart showing signals at various parts of the signal transmission circuit device 330 shown in FIG.
- the timing chart 700 shows the control input signal Sin, the first input pulse Sb1, the second input pulse Sb2, the set signal Sset, the reset signal Sres, the first correction signal Sa1, and the second correction signal Sa2 in the signal transmission circuit device 330.
- FIG. 9 shows the transition of the potential (first potential or second potential) with the passage of time of the control output signal Sout, the feedback pulse Sfp, the feedback signal Sf, and the logic comparison signal Sc. For convenience of drawing, the ratio of each pulse width is not always accurate.
- the rise of the feedback signal Sf is delayed by the delay time Td from the rise of the control output signal Sout.
- the control input signal Sin shown in FIG. 17A is an example of the control input signal Sin input to the input terminal 331 of the signal transmission circuit device 330, and indicates a signal having a pulse width of 25 ⁇ s and a period of 50 ⁇ s.
- the first edge detection circuit 332 detects the rising edge of the control input signal Sin, and the first input pulse Sb1 is detected.
- FIG. 17B generates a pulse A1.
- the pulse widths of the first input pulse Sb1 and the second input pulse Sb2 are set sufficiently smaller than the control input signal Sin.
- the first input pulse Sb1 is input to the first OR circuit 336, and the first OR circuit 336 transmits the pulse A2 in FIG. 17 (d) as the set signal Sset.
- the control output signal Sout transitions to the first potential at the same timing as the pulse A2 in FIG. FIG. 17 (h), rise X2).
- the second edge detection circuit 334 detects the falling edge of the control input signal Sin, and the second input pulse. As Sb2, a pulse B1 is generated as shown in FIG.
- the second input pulse Sb2 is input to the second OR circuit 338, and the second OR circuit 338 transmits the pulse B2 in FIG. 17 (e) as the reset signal Sres.
- the control output signal Sout transitions to the second potential at the same timing as the pulse B2 in FIG. FIG. 17 (h), falling Y2).
- control input signal Sin is always kept at the same potential (first potential or second potential) as the control output signal Sout in a state where signal transmission from the input side circuit 330A to the output side circuit 330B is normally performed. It is.
- the control output signal Sout When noise R1 is mixed in the reset signal Sres, the control output signal Sout temporarily transits from the first potential to the second potential (FIG. 17 (h), falling Z1), but the potential transition in the control output signal Sout. Is transmitted to the logic comparison circuit 352 as a potential transition in the feedback signal Sf, and the logic comparison circuit 352 becomes the first potential based on the fact that the control input signal Sin and the feedback signal Sf are “mismatched” (FIG. 17 (k), rise R2).
- the first pulse generation circuit 354 since the control input signal Sin is now at the first potential, the first pulse generation circuit 354 generates the pulse R3 in FIG. 17 (f) as the first correction signal Sa1, and the first OR circuit 336 is input. Based on the first correction signal Sa1, FIG. 14 (d), a pulse R4 is transmitted as the set signal Sset.
- the set signal Sset is input to the set terminal S of the RS flip-flop 344 via the first transformer 340, and the control output signal Sout is corrected to the first potential (FIG. 17 (h), rising Z2).
- the logic comparison circuit 352 immediately detects that the control input signal Sin and the control output signal Sout are “mismatched”, and the first pulse generation circuit or the second pulse generation circuit The first correction signal Sa1 or the second correction signal Sa2 is transmitted by the pulse generation circuit. Therefore, the control output signal Sout is corrected to the same potential (first potential or second potential) as the control input signal Sin immediately after the input / output becomes “mismatch”.
- the output signal correction function works in the same way, and the control output signal Sout is corrected to the same potential (first potential or second potential) as the control input signal Sin. Since the signal flow in each part is the same, detailed description thereof is omitted.
- FIG. 18 shows a signal timing chart of each part when a control input signal Sin having a pulse width shorter than the delay time Td of the feedback signal Sf is input to the signal transmission circuit device 330 shown in FIG.
- the timing chart 750 shows the control input signal Sin, the first input pulse Sb1, the second input pulse Sb2, the set signal Sset, the reset signal Sres, the first correction signal Sa1, and the second correction signal Sa2 in the signal transmission circuit device 330.
- FIG. 9 shows the transition of the potential (first potential or second potential) with the passage of time of the control output signal Sout, the feedback pulse Sfp, the feedback signal Sf, and the logic comparison signal Sc.
- the signal shown in FIG. 18A is an example of the control input signal Sin inputted to the input terminal 331 of the signal transmission circuit device 330, and shows a signal having a pulse width of 1 ⁇ s and a period of 5 ⁇ s.
- the first edge detection circuit 332 detects the rising edge of the control input signal Sin and generates the first input pulse Sb1.
- FIG. 18B generates a pulse A1.
- the first pulse generation circuit generates a pulse A2 in FIG.
- the pulse A1 in the first input pulse Sb1 and the pulse A2 in the first correction signal Sa1 are in a complementary relationship.
- the first OR circuit 336 performs an OR operation on the first input pulse Sb1 and the first correction signal Sa1, and transmits a pulse A3 as a set signal Sset in FIG. Since the set signal Sset is input to the set terminal S of the RS flip-flop 344 via the first transformer 340, the control output signal Sout transitions to the first potential at the same timing as the pulse A3 in FIG. FIG. 18 (h), rise X2).
- the feedback pulse generation circuit 346 stops supplying the continuous pulse (FIG. 18 (i)), but the feedback signal Sf is delayed due to the delay of the delay time Td. The second potential remains unchanged (FIG. 18 (j)).
- the second edge detection circuit 334 detects the falling edge of the control input signal Sin, and the second input pulse. As Sb2, FIG. 18C, a pulse B1 is generated.
- the second input pulse Sb2 is input to the second OR circuit 338, and the second OR circuit 338 transmits the pulse B2 in FIG. 18 (e) as the reset signal Sres. Since the reset signal Sres is input to the reset terminal R of the RS flip-flop 344 via the second transformer 342, the control output signal Sout transitions to the second potential at the same timing as the pulse B2 in FIG. (FIG. 18 (h), falling Y2).
- the second pulse generation circuit 356 does not generate a pulse at the falling timing of the control input signal Sin (FIG. 18 (g)), but the control output signal Sout has already transitioned to the second potential by the second input pulse Sb2. Therefore, the pulse width of the control output signal Sout does not increase.
- the pulse width of the control output signal Sout does not increase, and the signal transmission circuit device shown in FIG. Compared to 220, the minimum input pulse width of the control input signal Sin can be significantly reduced.
- the signal transmission circuit device 330 includes the first edge detection circuit 332 and the second edge detection circuit 334 together with the first pulse generation circuit 354 and the second pulse generation circuit 356, the signal transmission circuit device 330 has a delay while maintaining the output signal correction function.
- the minimum input pulse width of the control input signal Sin can be greatly reduced without being affected by the time Td.
- the feedback signal transmission unit 330D includes the feedback pulse generation circuit 346, the third transformer 348, and the waveform shaping circuit 350
- the feedback signal transmission unit 250D includes the first output edge detection circuit 262, the second output edge detection circuit 264
- the number of transformers in the feedback signal transmission unit 330D can be reduced to one, and the signal transmission circuit device can be downsized. And the noise resistance characteristics of the feedback signal transmission unit are improved.
- FIG. 22 is a schematic diagram showing the first embodiment of the semiconductor device according to the present invention.
- the semiconductor device X10A of this embodiment is a semiconductor device in which a coil L1 is integrated, and a first current supply pad X11a and a first voltage measurement pad X11b are connected to one end of the coil L1.
- the second current supply pad X12a and the second voltage measurement pad X12b are connected to the other end of the coil L1.
- FIG. 23 is a schematic diagram for explaining defective product inspection of the semiconductor device X10A.
- the inspection device X20 used for the defective inspection of the semiconductor device X10A includes a first current supply probe X21a that is brought into contact with the first current supply pad X11a and a first voltage measurement pad X11b that is brought into contact with the first current supply pad X11b.
- a predetermined constant current I is passed from the constant current source X23 to the coil L1, and the voltage across the coil L1 generated at that time (generated due to the series resistance component RL of the coil L1). Voltage drop) is measured with a voltmeter X24.
- the voltage value of the detection voltage Vdet obtained by the voltmeter X24 is affected by the above-described contact resistance component as expressed by the following equation (2). Without depending on only the series resistance component RL of the coil L1.
- Vdet I ⁇ RL (2)
- the series resistance component RL of the coil L1 can be accurately measured when inspecting the defective product, so that a defective product in which the coil L1 is disconnected is rejected. Needless to say, it is possible to properly reject a defective product in which an abnormal resistance value of the coil L1 (for example, a short circuit between windings) occurs, and prevent the outflow of the defective product in advance. Is possible.
- FIG. 24 is a schematic view showing a second embodiment of the semiconductor device according to the present invention
- FIG. 25 is a schematic view for explaining defective product inspection of the semiconductor device X10B.
- the first current supply pad X11a and the first voltage measurement pad X11b described above are integrally formed as a first common pad X11c.
- the first common pad X11c has an area where the first current supply probe X21a and the first voltage measurement probe X21b can be in contact with each other simultaneously (the first current supply pad X21a and the first voltage measurement probe X21c). And about twice as large as the area of the pad X11b.
- the second current supply pad X12a and the second voltage measurement pad X12b described above are integrally formed as the second common pad X12c.
- the second common pad X12c has an area where the second current supply probe X22a and the second voltage measurement probe X22b can be in contact with each other at the same time (the second current supply pad X12a and the second voltage measurement probe X22c).
- the size of the pad X12b is about twice as large as the area of the pad X12b.
- FIG. 26 is a block diagram showing a configuration example of a motor driving device using the semiconductor device according to the present invention.
- the motor driving device of this configuration example includes a high-side switch SWH, a low-side switch SWL, a switch control device 1 that is a control means for the high-side switch SWH, an engine control unit 2 (hereinafter referred to as ECU [Engine Control Unit] 2).
- DC voltage sources E1 and E2 npn bipolar transistor Q1, pnp bipolar transistor Q2, capacitors C1 to C3, resistors R1 to R8, and a diode D1.
- the switch control device 1 is formed by sealing the first semiconductor chip 10, the second semiconductor chip 20, and the third semiconductor chip 30 in one package.
- the first feature of the switch control device 1 is that the withstand voltage between input and output is 1200V.
- the second feature is that a UVLO is incorporated.
- a third feature is that a watchdog timer function is incorporated.
- the fourth feature is that an overcurrent protection function (automatic return type) is incorporated.
- a fifth feature is that a slow-off function is built in during overcurrent protection operation.
- the sixth feature is that an external error detection function (ERRIN) is incorporated.
- the seventh feature is that an abnormal state output function (FLT, OCPOUT) is incorporated.
- the eighth feature is that an active mirror clamp function is incorporated.
- the ninth feature is that a short circuit clamp function is incorporated.
- the first semiconductor chip 10 is driven by being supplied with a first power supply voltage VCC1 (5 [V], 3.3 [V], etc. based on GND1) from the DC voltage source E1, and is switch-controlled based on an input signal IN.
- a controller chip in which a controller that generates signals S1 and S2 is integrated.
- the main functions of the first semiconductor chip 10 are the generation function or output function of switch control signals S1 and S2, the transformer transmission abnormality monitoring function (input / output logic monitoring function of the input signal IN), the error state output function, the UVLO function, In addition, an external error input signal processing function can be cited.
- the withstand voltage of the first semiconductor chip 10 may be designed to an appropriate withstand voltage (for example, 7 [V] withstand voltage) in consideration of the first power supply voltage VCC1 (GND1 reference).
- the second semiconductor chip 20 is driven by being supplied with the second power supply voltage VCC2 (10 to 30 [V] based on GND2) from the DC voltage source E2, and is driven from the first semiconductor chip 10 via the third semiconductor chip 30.
- a driver chip in which a driver for controlling the driving of the high-side switch SWH to which a high voltage of several [kV] is applied to one end based on the input switch control signals S1 and S2 is integrated.
- the main functions of the second semiconductor chip 20 include a function for generating or outputting an output signal OUT, an overcurrent / overvoltage protection function, and a UVLO function.
- the withstand voltage of the second semiconductor chip 20 may be designed to an appropriate withstand voltage (for example, 40 [V] withstand voltage) in consideration of the second power supply voltage VCC2 (GND2 reference).
- the third semiconductor chip 30 delivers the switch control signals S1 and S2, the watchdog signal S3, and the fault signal S4 while galvanically insulating the first semiconductor chip 10 and the second semiconductor chip 20.
- the switch control device 1 of this configuration example includes the third semiconductor on which only the transformer is mounted, apart from the first semiconductor chip 10 in which the controller is integrated and the second semiconductor chip 20 in which the driver is integrated.
- the chip 30 is provided independently, and these are sealed in one package.
- both the first semiconductor chip 10 and the second semiconductor chip 20 are formed by a general low breakdown voltage process (several [V] breakdown voltage to several tens [V] breakdown voltage). Therefore, it is not necessary to use a dedicated high withstand voltage process (several [kV] withstand voltage), and the manufacturing cost can be reduced.
- both the first semiconductor chip 10 and the second semiconductor chip 20 can be produced by a proven existing process, and it is not necessary to perform a new reliability test, thereby shortening the development period. And can contribute to the reduction of development costs.
- the ECU 2 is a means for comprehensively performing electric control in engine operation and motor operation, and a microcontroller that exchanges various signals (IN, RST, FLT, OCPOUT) with the switch control device 1. It is.
- the high side switch SWH and the low side switch SWL are respectively between the application end of the first motor drive voltage VD1 and one end of the motor coil, and between the application end of the second motor drive voltage VD2 and one end of the motor coil. It is a means connected between them to perform supply control of the motor drive current according to each on / off control.
- insulated gate bipolar transistors IGBT [Insulated Gate Bipolar Transistor]
- IGBT Insulated Gate Bipolar Transistor
- a MOS [Metal Oxide Semiconductor] field effect transistor using a SiC [Silicon Carbide] semiconductor or a MOS field effect transistor using a Si semiconductor may be adopted.
- a MOS field effect transistor using a SiC semiconductor is suitable for mounting in a hybrid vehicle because it consumes less power and has a higher heat-resistant temperature than a MOS field effect transistor using a Si semiconductor.
- the first semiconductor chip 10 includes a first transmitter 11, a second transmitter 12, a first receiver 13, a second receiver 14, a logic unit 15, and a first low voltage lockout unit 16 (hereinafter referred to as “the first low voltage lockout unit 16”).
- the second semiconductor chip 20 includes a third receiving unit 21, a fourth receiving unit 22, a third transmitting unit 23, a fourth transmitting unit 24, a logic unit 25, a driver unit 26, and a second low voltage lock.
- Out section 27 (hereinafter referred to as second UVLO section 27), overcurrent detection section (overcurrent detection comparator) 28, OCP [Over Current Protection] timer 29, and P-channel MOS field effect transistors P1 and P2 And N-channel MOS field effect transistors N1 to N3 and an SR flip-flop FF.
- the third semiconductor chip 30 includes a first transformer 31, a second transformer 32, a third transformer 33, and a fourth transformer 34.
- the first transmission unit 11 is a means for transmitting the switch control signal S1 input from the logic unit 15 to the third reception unit 21 via the first transformer 31.
- the second transmission unit 12 is means for transmitting the switch control signal S ⁇ b> 2 input from the logic unit 15 to the fourth reception unit 22 via the second transformer 32.
- the first receiver 13 is means for receiving the watchdog signal S3 input from the third transmitter 23 via the third transformer 33 and transmitting it to the logic unit 15.
- the fourth receiver 14 is means for receiving the driver abnormality signal S4 input from the fourth transmitter 24 via the fourth transformer 34 and transmitting it to the logic unit 15.
- the logic unit 15 exchanges various signals (IN, RST, FLT, OCPOUT) with the ECU 2, and the first transmission unit 11, the second transmission unit 12, the first reception unit 13, and the second It is means for exchanging various signals (S1 to S4) with the second semiconductor chip 20 using the receiving unit.
- the logic unit 15 When the input signal IN is at a high level, the logic unit 15 generates the switch control signals S1 and S2 so that the output signal OUT is at a high level. Conversely, when the input signal IN is at a low level, The switch control signals S1 and S2 are generated so that the output signal OUT is at a low level. More specifically, the logic unit 15 detects the positive edge (the rising edge from the low level to the high level) of the input signal IN and pulses the switch control signal S1, while the negative edge ( A falling edge from the high level to the low level) is detected, and a pulse is generated in the switch control signal S2.
- the logic unit 15 disables the generation operation of the output signal OUT, that is, the switch control signals S1, S2 so as to fix the output signal OUT at the low level. Conversely, when the reset signal RST is at a high level, the switch control is performed so that the generation operation of the output signal OUT is enabled, that is, the output signal OUT is set to a logic level corresponding to the input signal IN. Signals S1 and S2 are generated. When the reset signal RST is maintained at a low level for a predetermined time (for example, 500 [ns]), the logic unit 15 generates the switch control signals S1 and S2 so that the protection operation by the overcurrent detection unit 28 is restored. To do.
- a predetermined time for example, 500 [ns]
- the logic unit 15 turns off the transistor Na and opens the first state signal FLT (pull-up state by the resistor R1), and when the switch control device 1 is abnormal (first semiconductor chip).
- the transistor Na is turned on and the first state signal FLT is set to the low level.
- the ECU 2 can grasp the state of the switch control device 1 by monitoring the first state signal FLT.
- the low voltage abnormality on the first semiconductor chip 10 side may be determined based on the detection result of the first UVLO unit 16, and the transformer transmission abnormality of the switch control signals S1 and S2 may be determined as the input signal IN. The determination may be made based on the comparison result between the (switch control signals S1, S2) and the watchdog signal S3. Further, the ERRIN signal abnormality may be determined based on the output result of the external error detection unit 17.
- the logic unit 15 turns off the transistor Nb and opens the second state signal OCPOUT (pull-up state by the resistor R2), and when the switch control device 1 is abnormal (second semiconductor chip).
- the transistor Nb is turned on and the second state signal OCPOUT is set to the low level.
- the ECU 2 can grasp the state of the switch control device 1 by monitoring the second state signal OCPOUT. Note that the low voltage abnormality on the second semiconductor chip 20 side and the overcurrent of the motor driving current flowing through the high side switch SWH may be determined based on the driver abnormality signal S4.
- the first UVLO unit 16 is means for monitoring whether or not the first power supply voltage VCC1 is in a low voltage state and transmitting the monitoring result to the logic unit 15.
- the external error detection unit 17 compares the voltage (divided voltage obtained by resistance-dividing the analog voltage to be monitored) input from the connection node of the resistors R3 and R4 to the ERRIN terminal with a predetermined threshold voltage. , Means for transmitting the comparison result to the logic unit 15.
- the third receiver 21 is a means for receiving the switch control signal S1 input from the first transmitter 11 via the first transformer 31 and transmitting it to the set input terminal (S) of the SR flip-flop FF.
- the fourth receiver 22 is a means for receiving the switch control signal S2 input from the second transmitter 12 via the second transformer 32 and transmitting it to the reset input terminal (R) of the SR flip-flop FF.
- the third transmitter 23 is means for transmitting the watchdog signal S2 input from the logic unit 25 to the first receiver 13 via the third transformer 33.
- the fourth transmitter 24 is means for transmitting the driver abnormality signal S4 input from the logic unit 25 to the second receiver 14 via the fourth transformer 34.
- the SR flip-flop FF sets the output signal to a high level using the pulse edge of the switch control signal S1 input to the set input terminal (S) as a trigger, and the switch control signal S2 input to the reset input terminal (R).
- the output signal is reset to low level using a pulse edge as a trigger. That is, the output signal is the same signal as the input signal IN input from the ECU 2 to the logic unit 15.
- the output signal is sent to the logic unit 25 from the output terminal (Q) of the SR flip-flop FF.
- the logic unit 25 generates a drive signal for the driver unit 26 based on the output signal of the SR flip-flop FF (the same signal as the input signal IN).
- the driver unit 26 uses the abnormality detection signal to indicate that. Is transmitted to the logic unit 15 by the driver abnormality signal S4.
- the driver unit 26 can quickly perform a protective operation, and the logic unit 15 performs an abnormality notification operation (second operation) to the ECU 2. (Low level transition of the state signal OCPOUT) can be performed.
- the logic unit 25 has a function of automatically returning from the overcurrent protection operation when a predetermined time has elapsed after the overcurrent protection operation.
- the logic unit 25 outputs the output signal of the SR flip-flop FF as it is to the third transmission unit 23 as a watchdog signal S3.
- the watchdog signal S3 is returned from the second semiconductor chip 20 toward the first semiconductor chip 10
- the logic unit 15 the input signal IN input to the first semiconductor chip 10 and this
- the watchdog signal S3 returned from the second semiconductor chip 20 it is possible to determine the presence or absence of transformer transmission abnormality.
- the driver unit 26 is means for performing on / off control of the transistor P1 and the transistor N1 based on the drive signal input from the logic unit 25, and outputting an output signal OUT from a connection node between the transistor P1 and the transistor N1. .
- the output signal OUT is input to the high side switch SWH via a drive circuit composed of transistors Q1 and Q2.
- the above drive circuit is means for adjusting the rise / fall time (slew rate) of the output signal OUT so that the output signal OUT has the drive capability of the high-side switch SWH.
- the driver unit 26 causes the transistor N2 to absorb the charge (mirror current) from the gate of the high-side switch SWH via the CLAMP terminal when the voltage level (GND2 reference) of the output signal OUT becomes low level. It has a function to turn on (active mirror clamp function). With such a configuration, when the high side switch SWH is turned off, the gate potential of the high side switch SWH is quickly set via the transistor N2 without depending on the slew rate set by the drive circuit. It becomes possible to fall to a low level.
- the driver unit 26 turns on the transistor P2 so that the gate of the high-side switch SWH is clamped to the power supply voltage VCC2 via the CLAMP terminal when the voltage level (GND2 reference) of the output signal OUT becomes high level. (Short circuit clamp function). With this configuration, when the high side switch SWH is turned on, the gate potential of the high side switch SWH does not rise to a potential higher than the power supply voltage VCC2.
- the driver unit 26 determines that the protection operation needs to be performed based on the abnormality detection signal input from the logic unit 25, the driver unit 26 turns off the transistors P1 and P2 and the transistors N1 and N2. It has a function to turn on N3 (slow off function).
- N3 slow off function
- the second UVLO unit 27 is means for monitoring whether or not the second power supply voltage VCC2 is in a low voltage state and transmitting the monitoring result to the logic unit 25.
- the overcurrent detection unit 28 compares a voltage (divided voltage obtained by resistance-dividing the anode voltage of the diode D1) from the connection node of the resistors R7 and R8 to the OCP / DESATIN terminal and a predetermined threshold voltage. The comparison result is transmitted to the logic unit 25. Note that the greater the motor drive current flowing through the high side switch SWH, the greater the collector-emitter voltage of the insulated gate bipolar transistor used as the high side switch SWH. Therefore, as the motor drive current flowing through the high side switch SWH increases, the anode voltage of the diode D1 increases, and as a result, the voltage input to the OCP / DESATIN terminal increases.
- the overcurrent detection unit 28 detects that the motor drive current flowing through the high side switch SWH is excessive when the voltage (GND2 reference) input to the OCP / DESATIN reaches a predetermined threshold (for example, 0.5 [V]). It is determined that the current state.
- a predetermined threshold for example, 0.5 [V]
- a configuration (voltage detection method) is adopted in which the motor drive current is detected by detecting the collector-emitter voltage of the insulated gate bipolar transistor used as the high-side switch SWH.
- the detection method of the motor drive current is not limited to this, for example, the motor drive current flowing in the high-side switch SWH (or a mirror current that exhibits equivalent behavior). May be applied to the sense resistor to generate a voltage signal and input it to the OCP / DESATIN terminal (current detection method).
- the OCP timer 29 is a means for counting the elapsed time after the overcurrent protection operation.
- the first transformer 31 is a DC insulation element for transmitting the switch control signal S1 from the first semiconductor chip 10 to the second semiconductor chip 20.
- the second transformer 32 is a DC insulation element for transmitting the switch control signal S ⁇ b> 2 from the first semiconductor chip 10 to the second semiconductor chip 20.
- the third transformer 33 is a DC insulation element for transmitting the watchdog signal S3 from the second semiconductor chip 20 to the first semiconductor chip 10.
- the fourth transformer 34 is a DC insulation element for transmitting the driver abnormality signal S4 from the second semiconductor chip 20 to the first semiconductor chip 10.
- FIG. 27 is a detailed diagram of a transmission / reception circuit portion through the transformers 31 to 34.
- the first transmitter 11, the second transmitter 12, the first receiver 13, and the second receiver 14 provided on the first semiconductor chip 10 side are all between VCC1 and GND1.
- the third receiver 21, the fourth receiver 22, the third transmitter 23, and the fourth transmitter 24, which are driven by the power supply voltage and are provided on the second semiconductor chip 20 side, are all VCC2- It is driven by the power supply voltage between GND2.
- the first semiconductor chip 10 and the second semiconductor chip 20 both have a general low breakdown voltage process (several [V] breakdown voltage to several tens [V]. Therefore, it is not necessary to use a dedicated high breakdown voltage process (several [kV] breakdown voltage), and the manufacturing cost can be reduced.
- FIG. 27 a configuration using a comparator having hysteresis characteristics is depicted for each of the first receiving unit 13, the second receiving unit 14, the third receiving unit 21, and the fourth receiving unit 22.
- the presence or absence of hysteresis characteristics is arbitrary.
- UVLO1 Controller side malfunction prevention function at low voltage
- the switch control device 1 turns off the high side switch SWH and sets the FLT terminal to a low level.
- the switch control device 1 starts normal operation and opens the FLT terminal (high level).
- the switch control device 1 When the input voltage to the ERRIN terminal becomes equal to or higher than the predetermined threshold voltage VERRDET , the switch control device 1 turns off the high side switch SWH and sets the FLT terminal to a low level.
- an abnormality occurring in the peripheral circuit of the switch control device 1 can be monitored and an appropriate protection operation can be performed. For example, it can be used for an overvoltage protection operation of a motor power supply. Is possible.
- the threshold voltage ERRDET may have a predetermined hysteresis (V ERRHYS ).
- the switch control device 1 automatically recovers and opens the OCPOUT terminal (high level) when a fixed time (t OCPRLS ) elapses after the overcurrent protection operation.
- the return time may be fixedly set inside the switch control device 1 or may be adjustable from the outside of the device.
- the switch control device 1 compares the input signal IN input from the ECU 2 to the first semiconductor chip 10 with the watchdog signal S3 fed back from the second semiconductor chip 20 to the first semiconductor chip 10, and determines the logic of both signals. Are not matched, the high-side switch SWH is turned off and the FLT terminal is set to the low level.
- the switch control device 1 sets the PROOUT terminal to a low level and opens the OUT terminal. By such control, the high side switch SWH can be slowly turned off.
- the off-time slew rate can be arbitrarily adjusted by appropriately selecting the resistance value of the external resistor R5.
- the switch control device 1 sets the CLAMP terminal to L when the gate potential of the high side switch SWH becomes equal to or lower than a predetermined threshold voltage V AMC . Such control makes it possible to reliably turn off the high-side switch SWH.
- FIG. 28 is a schematic diagram showing an example of the terminal arrangement and chip arrangement in the package.
- the package has a plurality of pins arranged on two opposite sides, and the first semiconductor chip 10, the second semiconductor chip 20, and The third semiconductor chips 30 are arranged perpendicularly to the pin arrangement direction (the horizontal direction of the paper).
- the pins 11 to 20 connected to the first semiconductor chip 10 and the pins 1 to 10 connected to the second semiconductor chip 20 are distributed and arranged on two opposite sides. Therefore, it is possible to prevent a short circuit between the pins 11 to 20 and the pins 1 to 10 while keeping the pin interval to a minimum.
- the first semiconductor chip 10 and the third semiconductor chip 30 are mounted on the first island 40, and the second semiconductor chip 20 is It is mounted on the second island 50.
- the first island 40 can be used as a low-voltage side island (GND1 fixed) and the second island 50 can be used as a high-voltage side island (VEE2 fixed).
- the first island 40 and the second island 50 are both made of a non-magnetic material (for example, copper), but a magnetic material (for example, iron) may be used.
- FIG. 29 is an explanatory table of external terminals.
- Pin 1 (NC) is a non-connection terminal.
- Pin 2 (VEE2) is a negative power supply terminal (for example, minimum: ⁇ 15V).
- Pin 3 (GND2) is a GND terminal and is connected to the emitter of the insulated gate bipolar transistor Tr1 outside the switch control device 1.
- Pin 4 (OCP / DESATIN) is an overcurrent detection terminal.
- Pin 5 (OUT) is an output terminal.
- Pin 6 (VCC2) is a positive power supply terminal (for example, maximum: 30V).
- Pin 7 (CLAMP) is a clamp terminal.
- Pin 8 (PROOUT) is a slow OFF output terminal.
- Pin 9 (VEE2) is a negative power supply terminal.
- Pin 10 (NC) is a non-connection terminal.
- Pin 11 is a GND terminal.
- Pin 12 is a control input terminal.
- Pin 13 is a reset input terminal.
- Pin 14 (FLT) is an output terminal for the first state signal (abnormal state detection signal on the controller chip side).
- Pin 15 is an output terminal for the second state signal (driver chip side abnormal state detection signal).
- Pin 16 (ERRIN) is an error detection terminal.
- Pin 17 (VCC1) is a power supply terminal (for example, 5V). Both the pin 18 (NC) and the pin 19 (NC) are non-connection terminals.
- Pin 20 is a GND terminal.
- FIG. 30 is an electrical characteristic table of the switch control device 1.
- FIG. 31 is a schematic diagram showing a layout example of the transformers 31 to 34.
- FIG. 32 is a chip cross-sectional view showing the vertical structure of the transformer 31.
- Pads a1 and b1 are connected to one end of the primary side coil L11 forming the first transformer 31, and pads c1 and d1 are connected to the other end of the primary side coil L11.
- Pads a2 and b2 are connected to one end of the primary side coil L21 forming the second transformer 32, and pads c1 and d1 are connected to the other end of the primary side coil L21.
- Pads a3 and b3 are connected to one end of the secondary side coil L32 forming the third transformer 33, and pads c2 and d2 are connected to the other end of the secondary side coil L32.
- Pads a4 and b4 are connected to one end of the secondary coil L42 forming the fourth transformer 34, and pads c2 and d2 are connected to the other end of the secondary coil L42.
- the side coil L41 is not shown in FIGS. 31 and 32 except that a part of the secondary coil L12 is depicted in FIG. 32, but basically has the same configuration as described above. is doing.
- pads a5 and b5 are connected to one end of the secondary coil L12 forming the first transformer 31, and pads c3 and d3 are connected to the other end of the secondary coil L12.
- Pads a6 and b6 are connected to one end of the secondary coil L22 forming the second transformer 32, and pads c3 and d3 are connected to the other end of the secondary coil L22.
- Pads a7 and b7 are connected to one end of the primary side coil L31 forming the third transformer 33, and pads c4 and d4 are connected to the other end of the primary side coil L31.
- Pads a8 and b8 are connected to one end of the primary side coil L41 forming the fourth transformer 34, and pads c4 and d4 are connected to the other end of the primary side coil L41.
- the pads a5 to a8, the pads b5 to b8, the pads c3 and c4, and the pads d3 and d4 are drawn from the inside of the third semiconductor chip 30 to the surface through vias (not shown).
- the pads a1 to a8 each correspond to the first current supply pad X11a
- the pads b1 to b8 each correspond to the first voltage measurement pad X11b. It is.
- the pads c1 to c4 correspond to the second current supply pad X12a, respectively
- the pads d1 to d4 correspond to the second voltage measurement pad X12b, respectively.
- the defective product inspection described with reference to FIG. 23 can be performed and the series resistance component of each coil can be accurately measured.
- the plurality of pads may be used for connection with the first semiconductor chip 10 and the second semiconductor chip 20.
- the pads a1 and b1 may be connected to the signal output terminal of the first transmission unit 11, and the pads a2 and b2 may be connected to the signal output terminal of the second transmission unit 12. Further, the pads c1 and d1 may be connected to the common voltage application terminal (GND1) on the first semiconductor chip 10 side.
- GND1 common voltage application terminal
- the pads a3 and b3 may be connected to the signal input terminal of the first receiving unit 13, and the pads a4 and b4 may be connected to the signal input terminal of the second receiving unit 14.
- the pads c2 and d2 may be connected to the common voltage application terminal (GND1) on the first semiconductor chip 10 side.
- the pads a5 and b5 may be connected to the signal input terminal of the third receiving unit 21, and the pads a6 and b6 may be connected to the signal input terminal of the fourth receiving unit 22.
- the pads c3 and d3 may be connected to the common voltage application terminal (GND2) on the second semiconductor chip 20 side.
- the pads a7 and b7 may be connected to the signal output terminal of the third transmission unit 23, and the pads a8 and b8 may be connected to the signal output terminal of the fourth transmission unit 24. Further, the pads c4 and d4 may be connected to the common voltage application terminal (GND2) on the second semiconductor chip 20 side.
- GND2 common voltage application terminal
- the first transformer 31 to the fourth transformer 34 are coupled and arranged in each signal transmission direction, as shown in FIG. More specifically, a first transformer 31 and a second transformer 32 that transmit signals from the first semiconductor chip 10 to the second semiconductor chip 20 are paired by a first guard ring 35, and The third transformer 33 and the fourth transformer 34 that transmit signals from the second semiconductor chip 20 toward the first semiconductor chip 10 are paired by the second guard ring 36.
- the reason why such coupling is performed is that the primary coil and the secondary coil that form the first transformer 31 to the fourth transformer 34 are stacked in the vertical direction of the substrate of the third semiconductor chip 30.
- the first guard ring 35 and the second guard ring 36 are not necessarily essential components.
- the first guard ring 35 and the second guard ring 36 may be connected to a low impedance wiring such as a ground end via pads e1 and e2, respectively.
- the pads c1 and d1 are shared between the coil L11 and the coil L21.
- the pads c2 and d2 are shared between the coil L32 and the coil L42.
- the pads c3 and d3 are shared between the coil L12 and the coil L22.
- the pads c4 and d4 are shared between the coil L31 and the coil L41.
- the primary side coil and the secondary side coil forming the first transformer 31 to the fourth transformer 34 can be wound so as to be rectangular when viewed from the front of the chip. desirable. With such a configuration, the area of the portion where the primary side coil and the secondary side coil overlap with each other is increased, and the transmission efficiency of the transformer can be increased.
- the configuration in which the present invention is applied to a motor drive device mounted on a hybrid vehicle has been described as an example, but the application target of the present invention is not limited to this, The present invention can be applied to all semiconductor devices in which coils are integrated on a chip.
- the number, shape, and arrangement of the coils and the arrangement of the pads are arbitrary.
- a motor drive device using the signal transmission device according to the present invention (particularly, a motor drive IC mounted on a hybrid vehicle using a high voltage) will be described in detail as an example. Note that the overall configuration and operation of the motor drive device on which the signal transmission device according to the present invention is mounted are as described above with reference to FIGS. 26 to 30 described above. The explanation will be omitted, and the configuration and operation of the signal transmission device will be mainly explained.
- FIG. 35 is a circuit block diagram showing a first embodiment of a signal transmission device according to the present invention.
- the switch control signals S1 and S2 are transmitted from the primary circuit to the secondary circuit in a state where the ground voltage GND1 of the primary circuit and the ground voltage GND2 of the secondary circuit are insulated from each other.
- the logic unit 15 As a circuit block for transmitting, the logic unit 15, the first transmission unit 11, the second transmission unit 12, the first transformer 31, the second transformer 32, the third reception unit 21, and the fourth reception unit. 22 and SR flip-flop FF. These circuit blocks are all those shown in FIGS. 26 and 27.
- the ingenuity is devised in the configuration of the 3 receiving unit 21 and the fourth receiving unit 22.
- the characteristic components will be described mainly.
- the logic unit 15 includes inverters 15-1 and 15-2, a first pulse generation unit 15-3, and a second pulse generation unit 15-4.
- the input terminal of the inverter 15-1 is connected to the input terminal of the input signal IN.
- the output terminal of the inverter 15-1 is connected to the input terminal of the inverter 15-2, and is also connected to the input terminal of the second pulse generator 15-4.
- the output terminal of the inverter 15-2 is connected to the input terminal of the first pulse generator 15-3.
- the first pulse generation unit 15-3 generates N pulses (where N ⁇ 2) as the first transformer drive signal S1a according to the positive edge of the input signal IN input via the inverters 15-2 and 15-3. Generate a pulse.
- the first transformer drive signal S1a is output to the primary winding of the first transformer 31 via the buffer 11-1 that forms the first transmitter 11.
- the second pulse generator 15-4 generates N pulses (provided that the second transformer drive signal S2a has N pulses in response to the positive edge of the inverted input signal INB input from the inverter 15-2 (that is, the negative edge of the input signal IN)). N ⁇ 2) pulses are generated.
- the second transformer drive signal S2a is output to the primary winding of the second transformer 32 via the buffer 12-1 that forms the second transmitter 12.
- the logic unit 15 continuously applies N pulses to the first transformer drive signal S1a according to the positive edge at which the input signal IN changes from the low level to the high level.
- a transformer drive signal generator that continuously generates N pulses in the second transformer drive signal S2a in response to a negative edge in which the input IN signal changes from a high level to a low level.
- the first transformer 31 generates a first induction signal S1b in the secondary winding in response to the first transformer drive signal S1a input to the primary winding.
- the second transformer 32 generates a second induction signal S2b in the secondary winding in response to the second transformer drive signal S2a input to the primary winding.
- the third receiver 21 compares the first induced signal S1b with a predetermined threshold voltage to generate the first comparison signal S1c, and N pulses are continuously added to the first comparison signal 1c. And a first pulse detector 21-2 for detecting the occurrence of the pulse and generating a pulse in the first detection signal 1d.
- the fourth receiving unit 22 compares the second induced signal S2b with a predetermined threshold voltage to generate the second comparison signal S2c, and N pulses are continuously generated in the second comparison signal 2c. And a second pulse detection unit 22-2 that detects the occurrence of the error and generates a pulse in the second detection signal 2d.
- the SR flip-flop FF changes the output signal OUT from the low level to the high level in accordance with the pulse generated in the first detection signal S1d input to the set input terminal (S), and inputs it to the reset input terminal (R).
- the output signal OUT is changed from the high level to the low level according to the pulse generated in the second detection signal S2d.
- the switch control signal S1 described above takes various signal forms such as the first transformer drive signal S1a, the first induction signal S1b, the first comparison signal S1c, and the first detection signal S1d, and the logic unit. 15 to SR flip-flop FF.
- the switch control signal S2 described above takes various signal forms such as the second transformer drive signal S2a, the second induction signal S2b, the second comparison signal S2c, and the second detection signal S2d, and the logic The signal is transmitted from the unit 15 to the SR flip-flop FF.
- FIG. 36 is a timing chart showing an example of the noise canceling operation realized by the signal transmission device of the first embodiment. From the top, the input signal IN, the first transformer drive signal S1a, the first induction signal S1b, 1 comparison signal S1c, 2nd transformer drive signal S2a, 2nd induction signal S2b, 2nd comparison signal S2c, 1st detection signal S1d, 2nd detection signal S2d, and output signal OUT are drawn.
- the first pulse generating unit 15-3 starts the pulse driving of the first transformer driving signal S1a. Accordingly, a first induction signal S1b corresponding to the first transformer drive signal S1a is generated in the secondary winding of the first transformer 31, and the first comparison signal S1c output from the first comparator 21-1. Generates the same number of pulses as the first transformer drive signal S1a. Note that the first pulse detection unit 21-2 maintains the first detection signal S1d at the low level until N pulses are continuously generated in the first comparison signal S1c after time t11.
- the first pulse detector 21-2 Generates a pulse in the first detection signal S1d.
- the SR flip-flop FF raises the output signal OUT from the low level to the high level in response to this pulse.
- the second pulse generation unit 15-4 starts the pulse driving of the second transformer driving signal S2a. Accordingly, a second induction signal S2b corresponding to the second transformer drive signal S2a is generated in the secondary winding of the second transformer 32, and the second comparison signal S2c output from the second comparator 22-1 is generated. The same number of pulses as the second transformer drive signal S2a are generated. Note that the second pulse detection unit 22-2 maintains the second detection signal S2d at a low level until N pulses are continuously generated in the second comparison signal S2c after time t14.
- the second pulse detector 22-2 Generates a pulse in the second detection signal S2d.
- the SR flip-flop FF falls the output signal OUT from the high level to the low level in response to this pulse.
- the first pulse detection unit 21-2 maintains the first detection signal S1d at a low level unless N pulses are continuously generated in the first comparison signal S1c. Will not be unintentionally lowered to a high level.
- N pulses are continuously generated in the transformer drive signal generated in the primary side circuit, and output only when N pulses are continuously generated in the comparison signal generated in the secondary side circuit. If the logic level of the signal OUT is changed, even if the transformer is affected by noise and an erroneous pulse is generated, if the number of occurrences is up to (N ⁇ 1) times, the output signal OUT It is not necessary to cause unintended logic transitions. Therefore, it is possible to prevent the power transistors used as the high-side switch SWH and the low-side switch SWL from being broken by preventing the high-side switch SWH from being erroneously turned on / off.
- the first pulse detection unit 21-2 and the second pulse are not affected even if an erroneous pulse due to noise occurs without affecting the normal N-pulse count operation. Some measures are taken for the configuration of the detection unit 22-2 (if the Nth pulse is not detected within a predetermined period after the first pulse is detected, the detection result until then is reset). It should be noted that there is a need.
- FIG. 37 is a circuit block diagram showing a second embodiment of the signal transmission device according to the present invention.
- the signal transmission device of the present embodiment has basically the same configuration as that of the first embodiment described above, but when the transformers 31 and 32 are arranged close to each other, the first induction signal S1b and the first induction signal S1b Under the assumption that the same noise will be generated in both of the two induced signals S2b, the logic unit 15 and the internal configurations of the third receiving unit 21 and the fourth receiving unit 22 are changed. Therefore, in the following, the changed part will be described mainly.
- the logic unit 15 includes a pulse generation unit 15-5, a pulse counter 15-6, an edge detection unit 15-7, and a pulse distribution unit 15-8.
- the pulse generator 15-5 generates a pulse signal SB having a predetermined frequency and outputs it to the pulse counter 15-6 and the pulse distributor 15-8.
- the pulse generation unit 15-5 receives the edge detection signal SA from the edge detection unit 15-7, and starts driving when the edge detection signal SA is at a high level.
- the pulse generator 15-5 receives the counter output signal SC from the pulse counter 15-6. When the counter output signal SC is at a low level, the driving is stopped.
- the pulse counter 15-6 counts the number of pulses of the pulse signal SB, maintains the counter output signal SC at a high level until the count value reaches N, and when the count value reaches N, the counter output signal SC Transition from high level to low level.
- the pulse counter 15-6 receives the edge detection signal SA from the edge detection unit 15-7, and the count value is reset when the edge detection signal SA is at a high level.
- the edge detection unit 15-7 generates a pulse in the edge detection signal SA when detecting the pulse edge of the input signal IN. Specifically, when the input signal IN is raised from the low level to the high level, and conversely, when the input signal IN is lowered from the high level to the low level, the edge detection signal SA is From the low level until this time, the signal is raised to the high level for a predetermined period, and then lowered to the low level again.
- the pulse distribution unit 15-8 distributes the pulse signal SB as one of the first transformer drive signal S1a and the second transformer drive signal S2b according to the logic level of the input signal IN. Specifically, when the input signal IN is at a high level, the pulse distribution unit 15-8 outputs the pulse signal SB as the first transformer drive signal S1a and maintains the second transformer drive signal S2a at the low level. . Conversely, when the input signal IN is at the low level, the pulse distribution unit 15-8 outputs the pulse signal SB as the second transformer drive signal S2a, and maintains the first transformer drive signal S1a at the low level.
- FIG. 38 is a timing chart showing the first generation operation of the transformer drive signals S1a and S2a. In order from the top, the input signal IN, the edge detection signal SA, the pulse signal SB, the counter output signal SC, and the first transformer drive signal S1a. , And the second transformer drive signal S2a is depicted.
- the edge detection unit 157 raises the edge detection signal SA from the previous low level to the high level, and then falls again to the low level.
- the pulse generator 15-5 starts driving when the edge detection signal SA is at a high level, and starts to output the pulse signal SB without delay from the time t21.
- the pulse counter 15-6 resets the count value when the edge detection signal SA is set to the high level, and starts counting the number of pulses of the pulse signal SB from one. Further, as the count value of the pulse counter 15-6 is reset, the counter output signal SC is raised from the low level to the high level until the number of pulses of the pulse signal SB reaches N after time t21.
- the counter output signal SC is maintained at a high level.
- the pulse distribution unit 15-8 outputs the pulse signal SB as the first transformer drive signal S1a and maintains the second transformer drive signal S2a at the low level while the input signal IN is at the high level after time t21. .
- the pulse counter 15-6 lowers the counter output signal SC from high level to low level, Stop driving. Therefore, after time t22, the first transformer drive signal S1a and the second transformer drive signal S2a are both kept at the low level until the input signal IN falls to the low level.
- the edge detection unit 15-7 raises the edge detection signal SA from the previous low level to the high level, and then returns to the low level again. Fall down.
- the pulse generator 15-5 starts driving when the edge detection signal SA is at a high level, and starts to output the pulse signal SB without delay from the time t23.
- the pulse counter 15-6 resets the count value when the edge detection signal SA is set to the high level, and starts counting the number of pulses of the pulse signal SB from one. Further, as the count value of the pulse counter 15-6 is reset, the counter output signal SC is raised from the low level to the high level until the number of pulses of the pulse signal SB reaches N after time t23.
- the counter output signal SC is maintained at a high level.
- the pulse distribution unit 15-8 outputs the pulse signal SB as the second transformer drive signal S2a and maintains the first transformer drive signal S1a at the low level while the input signal IN is at the low level after time t23. .
- the pulse counter 15-6 lowers the counter output signal SC from the high level to the low level, and the pulse generation unit 15-5 that receives the pulse counter 15-6 drives it. To stop. Therefore, after time t24, until the input signal IN rises to the high level, the first transformer drive signal S1a and the second transformer drive signal S2a are both maintained at the low level.
- the logic unit 15 continuously applies N pulses to the first transformer drive signal S1a in response to the positive edge when the input signal IN changes from the low level to the high level. It functions as a transformer drive signal generator that continuously generates N pulses in the second transformer drive signal S2a in response to a negative edge where the input IN signal changes from high level to low level. This is the same as in the first embodiment described above.
- the third receiving unit 21 includes a first comparator 21-1 and a first counter 21-3.
- the first counter 21-3 is a circuit block that counts the number of pulses generated in the first comparison signal S1c and generates a pulse in the first detection signal S1d when the count value reaches N. Further, the first counter 21-3 is configured such that the count value is reset by a pulse generated in the second comparison signal S2c. This effect will be described later.
- the fourth receiving unit 22 has a second comparator 22-1 and a second counter 22-3.
- the second counter 22-3 is a circuit block that counts the number of pulses generated in the second comparison signal S2c and generates a pulse in the second detection signal S2d when the count value reaches N.
- the second counter 22-3 is configured such that the count value is reset by a pulse generated in the first comparison signal S1c. This effect will be described later.
- the first counter 21- 3 and the second counter 22-3 are used.
- FIG. 39 is a timing chart showing an example of a noise canceling operation realized by the signal transmission device of the second embodiment.
- the input signal IN the first transformer drive signal S1a, the first induction signal S1b, The first comparison signal S1c, the second transformer drive signal S2a, the second induction signal S2b, the second comparison signal S2c, the first detection signal S1d, the second detection signal S2d, and the output signal OUT are depicted.
- the logic unit 15 starts pulse driving of the first transformer drive signal S1a by the signal generation operation shown in FIG. Accordingly, a first induction signal S1b corresponding to the first transformer drive signal S1a is generated in the secondary winding of the first transformer 31, and the first comparison signal S1c output from the first comparator 21-1. Generates the same number of pulses as the first transformer drive signal S1a.
- the first counter 21-3 maintains the first detection signal S1d at the low level until the number of pulses of the first comparison signal S1c reaches N after time t31.
- the count value of the second counter 22-3 is reset by the first pulse generated in the first comparison signal S1c, so that the second detection signal S2d falls from the high level to the low level. It is done. Also after time t31, every time a pulse is generated in the first comparison signal S1c, the count value of the second counter 22-3 is reset one by one, and the second detection signal S2d is maintained at the low level.
- the first counter 21-3 sets the first detection signal S1d to the low level. To high level.
- the SR flip-flop FF raises the output signal OUT from the low level to the high level in response to the positive edge.
- the logic unit 15 starts pulse driving of the second transformer driving signal S2a by the signal generation operation shown in FIG. Accordingly, a second induction signal S2b corresponding to the second transformer drive signal S2a is generated in the secondary winding of the second transformer 32, and the second comparison signal S2c output from the second comparator 22-1 is generated. The same number of pulses as the second transformer drive signal S2a are generated. Note that the second counter 22-3 maintains the second detection signal S2d at a low level until the number of pulses of the second comparison signal S2c reaches N after time t33.
- the count value of the first counter 21-3 is reset by the first pulse generated in the second comparison signal S2c, so that the first detection signal S1d falls from the high level to the low level. It is done. Also after time t33, every time a pulse is generated in the second comparison signal S2c, the count value of the first counter 21-3 is reset one by one, and the first detection signal S1d is maintained at the low level.
- the second counter 22-3 sets the second detection signal S2d to the low level. To high level.
- the SR flip-flop FF falls the output signal OUT from the high level to the low level in response to the positive edge.
- each of the first counter 21-3 and the second counter 22-3 may detect the first detection signal S1d and the second detection signal S1d and the second comparison signal S2c as long as the number of pulses of the first comparison signal S1c and the second comparison signal S2c does not reach N. Since the second detection signal S2d is maintained at a low level, the output signal OUT does not change to an unintended logic level.
- the count value of the first counter 21-3 is reset by an erroneous pulse generated in the second comparison signal S2c, and the count value of the second counter 22-3 is reset by an erroneous pulse generated in the first comparison signal S1c. Is done. Therefore, when the input signal IN is raised from the low level to the high level at time t36, if noise is superimposed on the transformer immediately before that (that is, time t35 and time t36 are close in time). Even in this case, the first counter 21-3 does not include the erroneous pulse generated due to the noise in the count value, and the valid pulse generated in the first comparison signal S1c in accordance with the normal signal transmission operation. Therefore, it is possible to maintain the jitter characteristics of the output signal OUT satisfactorily without causing variations in the timing at which the Nth pulse is detected.
- the count value of the second counter 22-3 may be reset by an erroneous pulse generated in the first comparison signal S1c.
- the second counter 22-3 does not include the erroneous pulse generated due to the noise in the count value. Only the number of valid pulses generated in the second comparison signal S2c along with the normal signal transmission operation can be started from one.
- the counter value of the first counter 21-3 is reset by the pulse generated in the second comparison signal S2c
- the counter value of the second counter 22-3 is the first value. Since it is reset by the pulse generated in the comparison signal S1c, the first induced signal S1b is detected N times continuously only by the first comparator 21-1, or the second comparator 22-1 alone As long as the induced signal S2b is not detected N times consecutively, no pulse is generated in the first detection signal S1d and the second detection signal S2d, and the logic level of the output signal OUT is also changed. Absent.
- pulses generated continuously N times only in one transformer are legitimate pulses generated along with normal signal transmission operation, and pulses generated simultaneously in both transformers. Can be discriminated as an erroneous pulse caused by noise, so that the erroneous pulse count value does not have to be included in the valid pulse count value.
- the signal transmission device of the second embodiment can not only enjoy the same operation and effect as the first embodiment described above, but also the logic of the output signal OUT after the transition of the logic level of the input signal IN occurs. It is possible to keep the time required until the level changes to be constant and to maintain the jitter characteristic of the output signal OUT satisfactorily.
- N pulses are continuously generated in the transformer drive signal generated in the primary circuit, and the comparison signal generated in the secondary circuit.
- the configuration in which the logic level of the output signal OUT is changed only when N pulses continuously occur is described as an example.
- the configuration of the present invention is not limited to this, and the primary side
- the transformer drive signal generated by the circuit may be configured to continuously generate (N + a) pulses (where N ⁇ 2, a ⁇ 0).
- 40A and 40B are timing charts for explaining the reason for the occurrence of output jitter. From the top, the input signal IN, the edge detection signal SA, the pulse signal SB, the counter output signal SC, and the first transformer are illustrated in order. Drive signal S1a, first induced signal S1b, first comparison signal S1c, second transformer drive signal S2a, second induced signal S2b, second comparison signal S2c, first detection signal S1d, second detection signal S2d, and output The signal OUT is depicted.
- the (N + b) -th (0 ⁇ b ⁇ a) pulse is generated in the first transformer drive signal S1a at the timing immediately before the transition of the logic level of the input signal IN. The case will be described.
- the edge detection unit 15-7 raises the edge detection signal SA from the previous low level to the high level, and then changes to the low level again. Fall down.
- the pulse generator 15-5 starts driving when the edge detection signal SA is at a high level, and starts to output the pulse signal SB without delay from the time t41.
- the pulse counter 15-6 resets the count value when the edge detection signal SA is set to the high level, and starts counting the number of pulses of the pulse signal SB from one. As the count value of the pulse counter 15-6 is reset, the counter output signal SC is raised from the low level to the high level, and after time t41, the number of pulses of the pulse signal SB becomes (N + a).
- the pulse distribution unit 15-8 outputs the pulse signal SB as the first transformer drive signal S1a and maintains the second transformer drive signal S2a at the low level while the input signal IN is at the high level. .
- the logic unit 15 starts pulse driving of the first transformer driving signal S1a. Accordingly, a first induction signal S1b corresponding to the first transformer drive signal S1a is generated in the secondary winding of the first transformer 31, and the first comparison signal S1c output from the first comparator 21-1. Generates the same number of pulses as the first transformer drive signal S1a.
- the first counter 21-3 maintains the first detection signal S1d at the low level until the number of pulses of the first comparison signal S1c reaches N after time t41.
- the count value of the second counter 22-3 is reset by the first pulse generated in the first comparison signal S1c, so that the second detection signal S2d falls from the high level to the low level. It is done. Also after time t41, every time a pulse is generated in the first comparison signal S1c, the count value of the second counter 22-3 is reset one by one, and the second detection signal S2d is maintained at the low level.
- the first counter 21-3 sets the first detection signal S1d to the low level. To high level.
- the SR flip-flop FF raises the output signal OUT from the low level to the high level in response to the positive edge.
- the pulse counter 15-6 maintains the counter output signal SC at a high level until the number of pulses of the pulse signal SB reaches (N + a). Therefore, the generation of the pulse signal SB (and hence the first transformer drive signal S1a) in the pulse generator 15-5 is continued.
- the edge detection unit 15-7 raises the edge detection signal SA from the previous low level to the high level, and then the low level again. Fall to the level.
- the pulse generation unit 15-5 interrupts pulse generation after the (N + b) th time when the edge detection signal SA is set to the high level, and newly starts pulse generation from the first time.
- the pulse counter 15-6 resets the count value when the edge detection signal SA is set to the high level, and starts counting the number of pulses of the pulse signal SB from one. As the count value of the pulse counter 15-6 is reset, the counter output signal SC is maintained at the high level until the number of pulses of the pulse signal SB reaches (N + a) after time t43.
- the pulse distribution unit 15-8 outputs the pulse signal SB as the second transformer drive signal S2a and maintains the first transformer drive signal S1a at the low level while the input signal IN is at the low level after time t43. .
- the logic unit 15 starts pulse driving of the second transformer driving signal S2a. Accordingly, a second induction signal S2b corresponding to the second transformer drive signal S2a is generated in the secondary winding of the second transformer 32, and the second comparison signal S2c output from the second comparator 22-1 is generated. The same number of pulses as the second transformer drive signal S2a are generated. Note that the second counter 22-3 maintains the second detection signal S2d at a low level until the number of pulses of the second comparison signal S2c reaches N after time t43.
- the count value of the first counter 21-3 is reset by the first pulse generated in the second comparison signal S2c, so that the first detection signal S1d falls from the high level to the low level. It is done. Also after time t43, every time a pulse is generated in the second comparison signal S2c, the count value of the first counter 21-3 is reset one by one, and the first detection signal S1d is maintained at the low level.
- the problem here is that the (N + b) th pulse is generated in the first transformer drive signal S1a just before the input signal IN falls from the high level to the low level.
- the (N + b) th pulse is also generated in the first comparison signal S1c in response to the (N + b) th pulse generated in the first transformer drive signal S1a, and the second counter 22-3 is generated by this pulse.
- the first comparison signal S1c remains high for a while after the pulse appearing in the first induction signal S1b disappears. May be maintained.
- the pulse counter 15-6 falls the counter output signal SC from the high level to the low level, and receives the pulse counter 15- 5 stops the drive. Accordingly, after time t46, the first transformer drive signal S1a and the second transformer drive signal S2a are both kept at the low level until the input signal IN is raised to the high level.
- the output signal OUT cannot be substantially lowered from the high level to the low level until the (N + 1) th pulse is generated in the second comparison signal S2c. Become.
- the (N + b) th pulse is generated in the first comparison signal S1c in response to the (N + b) th pulse generated in the first transformer drive signal S1a, and the second counter 22-3 is generated by this pulse.
- the point where the count value is reset is the same as in FIG. 40A.
- the first comparison signal S1c may be maintained at a high level for a while after the pulse appearing in the first induction signal S1b disappears. This is the same as FIG. 40A.
- the difference from FIG. 40A is that the first comparison signal S1c has returned to the low level before time t43, and the reset state of the second counter 22-3 has been eliminated. In this state, when the input signal IN falls from the high level to the low level, the second counter 22-3 appropriately applies the first pulse generated in the second comparison signal S2c after time t43. It is possible to count.
- the Nth pulse is generated in the second transformer drive signal S2a, and when the corresponding pulse is generated in the second comparison signal S2c, the count value of the second counter 22-3 is N, and the second detection signal S2d is raised from the low level to the high level. Therefore, in the SR flip-flop FF, the output signal OUT falls from the high level to the low level in accordance with the positive edge.
- the pulse counter 15-6 falls the counter output signal SC from the high level to the low level, and receives the pulse counter 15- 5 stops the drive. Accordingly, after time t46, the first transformer drive signal S1a and the second transformer drive signal S2a are both kept at the low level until the input signal IN is raised to the high level.
- the output signal OUT can be lowered from the high level to the low level when the Nth pulse is generated in the second comparison signal S2c.
- the generation operation of the first transformer drive signal S1a and the second transformer drive signal S2a is not the first generation operation shown in FIG. 38 but the second generation operation shown in FIG. It is desirable to adopt.
- FIG. 41 is a timing chart showing the second generation operation of the first transformer drive signal S1a and the second transformer drive signal S2a.
- the input signal IN, the edge detection signal SA, the pulse signal SB, and the counter output signal SC are shown.
- the first transformer drive signal S1a and the second transformer drive signal S2a are depicted.
- the edge detection unit 15-7 raises the edge detection signal SA from the low level to the high level.
- the pulse generation unit 15-5 starts driving when the edge detection signal SA is set to the high level, but does not start outputting the pulse signal SB at time t51 but until a predetermined time Twait elapses. During this period (here, while the edge detection signal SA is maintained at a high level), the pulse signal SB is not generated.
- the pulse counter 15-6 resets the count value when the edge detection signal SA is set to the high level, and starts counting the number of pulses of the pulse signal SB from one.
- the counter output signal SC is raised from the low level to the high level, and after time t51, the number of pulses of the pulse signal SB becomes (N + a). Until it reaches, the counter output signal SC is maintained at a high level.
- the pulse distribution unit 15-8 outputs the pulse signal SB as the first transformer drive signal S1a and maintains the second transformer drive signal S2a at the low level while the input signal IN is at the high level after time t51. .
- the edge detection unit 15-7 lowers the edge detection signal SA from the high level to the low level again.
- the pulse generator 15-5 starts to output the pulse signal SB without delay when the edge detection signal SA is set to the low level.
- the pulse counter 15-6 maintains the counter output signal SC at a high level. Accordingly, the generation of the pulse signal SB in the pulse generator 15-5 is continued.
- the pulse counter 15-6 causes the counter output signal SC to fall from the high level to the low level, and the pulse generator 15-5 that has received this counter The drive is stopped. Therefore, after time t54, the first transformer drive signal S1a and the second transformer drive signal S2a are both kept at the low level until the input signal IN falls to the low level.
- the edge detection unit 15-7 raises the edge detection signal SA from the low level to the high level.
- the pulse generation unit 15-5 starts driving when the edge detection signal SA is set to the high level, but does not start outputting the pulse signal SB at time t55 but until a predetermined time Twait elapses. During this period (here, while the edge detection signal SA is maintained at a high level), the pulse signal SB is not generated.
- the pulse counter 15-6 resets the count value when the edge detection signal SA is set to the high level, and starts counting the number of pulses of the pulse signal SB from one.
- the counter output signal SC is raised from the low level to the high level, and after time t55, the number of pulses of the pulse signal SB becomes (N + a). Until it reaches, the counter output signal SC is maintained at a high level.
- the pulse distribution unit 15-8 outputs the pulse signal SB as the second transformer drive signal S2a and maintains the first transformer drive signal S1a at the low level while the input signal IN is at the low level after time t55. .
- the edge detection unit 15-7 lowers the edge detection signal SA from the high level to the low level again.
- the pulse generator 15-5 starts to output the pulse signal SB without delay when the edge detection signal SA is set to the low level.
- the pulse counter 15-6 maintains the counter output signal SC at a high level. Accordingly, the generation of the pulse signal SB in the pulse generator 15-5 is continued.
- the pulse counter 15-6 causes the counter output signal SC to fall from the high level to the low level, and the pulse generator 15-5 that has received this counter The drive is stopped. Therefore, after time t58, the first transformer drive signal S1a and the second transformer drive signal S2a are both kept at the low level until the input signal IN rises to the high level.
- 42A and 42B are timing charts for explaining the reason for eliminating the output jitter, and in order from the top, the input signal IN, the edge detection signal SA, the pulse signal SB, the counter output signal SC, and the first transformer.
- the signal OUT is depicted.
- the edge detection unit 15-7 raises the edge detection signal SA from the low level to the high level.
- the pulse generation unit 15-5 starts driving when the edge detection signal SA is set to the high level, but does not start outputting the pulse signal SB at time t61 but until a predetermined time Twait elapses. During this period (here, while the edge detection signal SA is maintained at a high level), the pulse signal SB is not generated.
- the pulse counter 15-6 resets the count value when the edge detection signal SA is set to the high level, and starts counting the number of pulses of the pulse signal SB from one.
- the pulse distribution unit 15-8 outputs the pulse signal SB as the first transformer drive signal S1a and maintains the second transformer drive signal S2a at the low level while the input signal IN is at the high level. .
- the logic unit 15 starts pulse driving of the first transformer driving signal S1a. Accordingly, a first induction signal S1b corresponding to the first transformer drive signal S1a is generated in the secondary winding of the first transformer 31, and the first comparison signal S1c output from the first comparator 21-1. Generates the same number of pulses as the first transformer drive signal S1a.
- the first counter 21-3 maintains the first detection signal S1d at the low level until the number of pulses of the first comparison signal S1c reaches N after time t62.
- the count value of the second counter 223 is reset by the first pulse generated in the first comparison signal S1c, so that the second detection signal S2d falls from the high level to the low level.
- the count value of the second counter 22-3 is reset one by one, and the second detection signal S2d is maintained at the low level.
- the first counter 21-3 sets the first detection signal S1d to the low level. To high level.
- the SR flip-flop FF raises the output signal OUT from the low level to the high level in response to the positive edge.
- the pulse counter 15-6 maintains the counter output signal SC at a high level until the number of pulses of the pulse signal SB reaches (N + a). Therefore, the generation of the pulse signal SB (and hence the first transformer drive signal S1a) in the pulse generator 15-5 is continued.
- the edge detection unit 15-7 raises the edge detection signal SA from the previous low level to the high level.
- the pulse generation unit 15-5 interrupts pulse generation after the (N + b) th time when the edge detection signal SA is set to the high level, but starts outputting a new pulse signal SB at time t64. Instead, the pulse signal SB is not generated until the predetermined time Twait elapses (here, the edge detection signal SA is maintained at the high level), and generation of the pulse signal SB is started again from time t65. .
- the pulse counter 15-6 resets the count value when the edge detection signal SA is set to the high level, and starts counting the number of pulses of the pulse signal SB from one.
- the counter output signal SC is maintained at the high level until the number of pulses of the pulse signal SB reaches (N + a) after time t64.
- the pulse distribution unit 15-8 outputs the pulse signal SB as the second transformer drive signal S2a and maintains the first transformer drive signal S1a at the low level while the input signal IN is at the low level after time t64. .
- the logic unit 15 starts pulse driving of the second transformer driving signal S2a. Accordingly, a second induction signal S2b corresponding to the second transformer drive signal S2a is generated in the secondary winding of the second transformer 32, and the second comparison signal S2c output from the second comparator 22-1 is generated. The same number of pulses as the second transformer drive signal S2a are generated. Note that the second counter 22-3 maintains the second detection signal S2d at the low level until the number of pulses of the second comparison signal S2c reaches N after time t65.
- the count value of the first counter 21-3 is reset by the first pulse generated in the second comparison signal S2c, so that the first detection signal S1d falls from the high level to the low level. It is done. Also after time t65, every time a pulse is generated in the second comparison signal S2c, the count value of the first counter 21-3 is reset one by one, and the first detection signal S1d is maintained at the low level.
- the (N + b) th pulse is generated in the first comparison signal S1c in response to the (N + b) th pulse generated in the first transformer drive signal S1a, and this pulse causes the second counter 22-3 to The point where the count value is reset is the same as in FIG. 40A.
- the first comparison signal S1c may be maintained at a high level for a while after the pulse appearing in the first induction signal S1b disappears. This is the same as FIG. 40A.
- the difference from FIG. 40A is that while the first comparison signal S1c is maintained at the high level, no pulse is generated in the second transformer drive signal S2a, the first comparison signal S1c returns to the low level, and the second counter 22 The point is that a pulse is generated in the second transformer drive signal S2a after the reset state of -3 is canceled.
- the second counter 22-3 can appropriately count the first pulse generated in the second comparison signal S2c after time t65.
- the Nth pulse is generated in the second transformer drive signal S2a, and when the corresponding pulse is generated in the second comparison signal S2c, the count value of the second counter 22-3 is N, and the second detection signal S2d is raised from the low level to the high level. Therefore, in the SR flip-flop FF, the output signal OUT falls from the high level to the low level in accordance with the positive edge.
- the pulse counter 15-6 drops the counter output signal SC from the high level to the low level, and receives the pulse counter 15- 5 stops the drive. Therefore, after time t67, the first transformer drive signal S1a and the second transformer drive signal S2a are both kept at the low level until the input signal IN rises to the high level.
- the output signal OUT can be lowered from the high level to the low level when the Nth pulse is generated in the second comparison signal S2c.
- the difference from FIG. 42A is that the first comparison signal S1c returns to the low level before time t64, and the reset state of the second counter 22-3 is canceled without waiting for the elapse of the predetermined time Twait. It is a point. In this state, when the input signal IN falls from the high level to the low level, the second counter 22-3 appropriately applies the first pulse generated in the second comparison signal S2c after time t64. It is possible to count. However, as described above, the timing at which the pulse drive of the second transformer drive signal S2a is actually started is the time t65 when the predetermined time Twait has elapsed, as in FIG. 42A.
- the Nth pulse is generated in the second transformer drive signal S2a, and when the corresponding pulse is generated in the second comparison signal S2c, the count value of the second counter 22-3 is N, and the second detection signal S2d is raised from the low level to the high level. Therefore, in the SR flip-flop FF, the output signal OUT falls from the high level to the low level in accordance with the positive edge.
- the pulse counter 15-6 drops the counter output signal SC from the high level to the low level, and receives the pulse counter 15- 5 stops the drive. Therefore, after time t67, the first transformer drive signal S1a and the second transformer drive signal S2a are both kept at the low level until the input signal IN rises to the high level.
- the output signal OUT can be lowered from the high level to the low level when the Nth pulse is generated in the second comparison signal S2c. .
- the output signal OUT does not depend on the transition timing of the logic level of the input signal IN. Since the timing for changing the logic level can be matched, the jitter component of the output signal OUT can be reduced.
- the motor drive device using the signal transmission device according to the present invention has been described as an example.
- the application target of the present invention is not limited to this, and a transformer is used. It can be applied to all signal transmission devices. For example, if the present invention is applied to a transformer coupler, system failure can be avoided by preventing erroneous signal transmission.
- the switch control signal S1 for raising the output signal OUT from the low level to the high level
- the input signal IN is at the high level.
- a signal transmission device that individually transmits the switch control signal S2 for lowering the output signal OUT from the high level to the low level using the transformers 31 and 32 when the output signal OUT is lowered from the low level to the low level.
- a comparison is generated by generating N pulses continuously in the transformer drive signal generated in the primary side circuit and generating in the secondary side circuit.
- a single transformer is used. It can also be applied to the signal transmission device.
- the signal transmission device to which the present invention is applied generates a transformer drive signal that generates (N + a) pulses (where N ⁇ 2, a ⁇ 0) in the transformer drive signal in accordance with the pulse edge of the input signal.
- a transformer that generates an induced signal in the secondary winding in accordance with the transformer drive signal input to the primary winding; and compares the induced signal with a predetermined threshold voltage to generate a comparison signal
- a comparator may be included; and a pulse detection unit that detects that N pulses have occurred in the comparison signal and generates a pulse in the output signal.
- the signal transmission circuit device of the present invention has the output signal correction function by the feedback signal transmission unit, the logic comparison circuit, the first pulse generation circuit, and the second pulse generation circuit. Even if the control input signal becomes “mismatched”, the control output signal can be “matched” with the control input signal immediately.
- the feedback signal transmission unit has a configuration having a flip-flop, or a configuration having a first edge detection circuit and a second edge detection circuit in parallel with the first pulse generation circuit and the second pulse generation circuit, an extremely small pulse Since an accurate control output signal can be output even for a control input signal having a width, the industrial applicability is high.
- the present invention is a technology that can be suitably used to increase the reliability of motor drive ICs (gate driver ICs) widely installed in home electric appliances such as hybrid cars, electric cars, air conditioners, and industrial machines, for example. is there.
- motor drive ICs gate driver ICs
- the present invention is suitably used to increase the reliability of motor drive ICs (gate driver ICs) widely mounted on home appliances such as hybrid vehicles, electric vehicles, and air conditioners that use high voltage, and industrial machines, for example. It is a possible technology.
- motor drive ICs gate driver ICs
- home appliances such as hybrid vehicles, electric vehicles, and air conditioners that use high voltage, and industrial machines, for example. It is a possible technology.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Computer Hardware Design (AREA)
- General Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Semiconductor Integrated Circuits (AREA)
- Dc Digital Transmission (AREA)
- Logic Circuits (AREA)
- Electronic Switches (AREA)
- Tests Of Electronic Circuits (AREA)
- Control Of Electric Motors In General (AREA)
- Testing Of Short-Circuits, Discontinuities, Leakage, Or Incorrect Line Connections (AREA)
- Testing Or Measuring Of Semiconductors Or The Like (AREA)
Abstract
Description
従来、ハイブリッド自動車、電気自動車、家電機器、産業機器、および医療機器の分野において、入出力間を直流的に絶縁し、かつ信号の伝達を行うために、アイソレータを用いた信号伝達回路装置が用いられてきた。
図33は、コイルを集積化した半導体装置の一従来例を示す模式図である。本従来例の半導体装置Y10は、コイルL1と、パッドY11及びY12と、を有して成る。なお、コイルL1の両端は、それぞれパッドY11及びY12に接続されている。
図43は、信号伝達装置の一従来例を示す回路ブロック図であり、図44は、その正常動作の一例を示すタイミングチャートである。本従来例の信号伝達装置100は、トランス駆動信号生成部101と、トランス102a及び102bと、コンパレータ103a及び103bと、SRフリップフロップ104と、を有しており、トランス102a及び102bを用いて、一次側回路の接地電圧GND1と二次側回路の接地電圧GND2を絶縁しながら、両回路間での信号伝達を実現するものである。
しかしながら、図19、図20に示す信号伝達回路装置はともに、入力側回路において入力された信号を出力側回路へ一方的に送信するものであり、たとえば入力信号伝達部におけるノイズの発生等に起因する入出力信号の不一致といった異常状態を回避する手段を兼ね備えてはいない。
ところで、図33、図34に示した半導体装置Y10の不良品検査に際して、電圧計Y24で得られる検出電圧Vdetの電圧値は、下記(1)式で表される。
しかしながら、図43に示した上記従来例の信号伝達装置100では、二次側回路の接地電圧GND2に変動が生じた場合など、トランス102a及び102bの二次側巻線に現れる誘起信号S10b及びS20bの一方または両方にノイズが発生した場合に、比較信号S10c及びS20cに誤パルスが生じて、出力信号OUTが意図しない論理レベルに変遷してしまうという課題があった。
本明細書において、「復元」とは元の信号の形態、位置(位相)に戻すことである。たとえば制御出力信号を例にすると、入力端子に入力された制御入力信号は出力端子に至るまでに各種各様の信号に変換または整形されるが、出力端子に出力される時点では制御出力信号は元の制御入力信号の形態、位置(位相)に戻される。この動作を「復元」と称する。
(a)前記入力側回路に入力された制御入力信号を受信し、第1補正信号を出力する第1パルス生成回路と、
(b)前記制御入力信号を受信し、第2補正信号を出力する第2パルス生成回路と、
(c)前記第1補正信号および前記第2補正信号を受信し、前記入力側回路から前記出力側回路へ信号の伝達を行う入力信号伝達部と、
(d)前記入力信号伝達部の出力を受信し、前記制御入力信号と等価な制御出力信号を出力する入力信号復元回路と、
(e)前記制御出力信号を受信し、前記出力側回路から前記入力側回路へ信号の伝達を行い、帰還信号を出力する帰還信号伝達部と、
(f)前記制御入力信号および前記帰還信号を受信し、前記制御入力信号と前記帰還信号の論理比較を行い、論理比較信号を出力する論理比較回路を備え、
(g)前記第1パルス生成回路は、前記制御入力信号とともに前記論理比較信号を受信し、前記制御入力信号と前記論理比較信号が第1の組み合わせとなった場合に前記第1補正信号を出力し、前記第2パルス生成回路は、前記制御入力信号とともに前記論理比較信号を受信し、前記制御入力信号と前記論理比較信号が前記第1の組み合わせとは異なる第2の組み合わせとなった場合に前記第2補正信号を出力する(第1-1の構成)。
(a)入力側回路に入力された制御入力信号を受信し、第1補正信号を出力する第1論理積回路と、
(b)前記制御入力信号の反転信号を受信し、第2補正信号を出力する第2論理積回路と、
(c)前記第1補正信号および前記第2補正信号を受信し、前記入力側回路から出力側回路へ信号の伝達を行う入力信号伝達部と、
(d)前記入力信号伝達部の出力を受信し、前記制御入力信号と等価な制御出力信号を出力する入力信号復元回路と、
(e)前記制御出力信号を受信し、前記出力側回路から前記入力側回路へ信号の伝達を行い、帰還信号を出力する帰還信号伝達部と、
(f)前記制御入力信号および前記帰還信号を受信し、前記制御入力信号と前記帰還信号の論理比較を行い、論理比較信号を出力する論理比較回路と、
(g)前記論理比較信号を受信し、前記論理比較信号に同期した論理比較パルス信号を出力する比較パルス生成回路を備え、
(h)前記第1論理積回路は、前記制御入力信号とともに前記論理比較パルス信号を受信し、前記第2論理積回路は、前記制御入力信号の反転信号とともに前記論理比較パルス信号を受信する(第1-21の構成)。
(a)入力側回路に入力された制御入力信号の立ち上がりエッジを検出し第1入力パルスを生成する第1エッジ検出回路と、
(b)前記制御入力信号の立ち下がりエッジを検出し第2入力パルスを生成する第2エッジ検出回路と、
(c)前記制御入力信号、前記第1入力パルス、および前記第2入力パルスを受信し、前記第1入力パルスまたは前記第2入力パルスを受信したタイミングでセット信号またはリセット信号を出力する信号合成回路と、
(d)前記セット信号および前記リセット信号を受信し、前記入力側回路から前記出力側回路へ信号の伝達を行う入力信号伝達部と、
(e)前記入力信号伝達部の出力を受信し、前記制御入力信号と等価な制御出力信号を出力する入力信号復元回路と、
(f)前記制御出力信号を受信し、前記出力側回路から前記入力側回路へ信号の伝達を行い、帰還信号を出力する帰還信号伝達部と、
(g)前記制御入力信号および前記帰還信号を受信し、前記制御入力信号と前記帰還信号の論理比較を行い、論理比較信号を出力する論理比較回路と、
(h)前記論理比較信号を受信し、前記論理比較信号に同期した論理比較パルス信号を出力する比較パルス生成回路を備え、
(i)前記信号合成回路は、前記制御入力信号、前記第1入力パルス、および前記第2入力パルスとともに、前記論理比較パルス信号を受信し、前記論理比較パルス信号を受信したタイミングにおいても、前記セット信号または前記リセット信号の出力を行う(第1-22の構成)。
(a)前記第1入力パルス、前記第2入力パルス、および前記論理比較パルス信号を受信する論理和回路と、
(b)前記制御入力信号と前記論理和回路の出力を受信し、前記セット信号を出力する第1論理積回路と、
(c)前記制御入力信号の反転信号と前記論理和回路の出力を受信し、前記リセット信号を出力する第2論理積回路を有する構成としてもよい(第1-23の構成)。
上記目的を達成するために、本発明に係る半導体装置は、コイルを集積化した半導体装置であって、前記コイルの一端には、第1の電流供給用パッドと第1の電圧測定用パッドが接続されており、前記コイルの他端には、第2の電流供給用パッドと第2の電圧測定用パッドが接続されている構成(第2-1の構成)とされている。
上記目的を達成するために、本発明に係る信号伝達装置は、入力信号が第1論理レベルから第2論理レベルに変遷するパルスエッジに応じて第1トランス駆動信号に(N+a)発(ただし、N≧2、a≧0)のパルスを発生させ、前記入力信号が前記第2論理レベルから前記第1論理レベルに変遷するパルスエッジに応じて第2トランス駆動信号に(N+a)発のパルスを発生させるトランス駆動信号生成部と;一次側巻線に入力される前記第1トランス駆動信号に応じて二次側巻線に第1誘起信号を発生させる第1トランスと;一次側巻線に入力される前記第2トランス駆動信号に応じて二次側巻線に第2誘起信号を発生させる第2トランスと;前記第1誘起信号と所定の閾値電圧とを比較して第1比較信号を生成する第1コンパレータと;前記第2誘起信号と所定の閾値電圧とを比較して第2比較信号を生成する第2コンパレータと;前記第1比較信号にN発のパルスが発生したことを検出して第1検出信号にパルスを発生させる第1パルス検出部と;前記第2比較信号にN発のパルスが発生したことを検出して第2検出信号にパルスを発生させる第2パルス検出部と;前記第1検出信号に発生されたパルスに応じて出力信号を前記第1論理レベルから前記第2論理レベルに変遷させ、前記第2検出信号に発生されたパルスに応じて前記出力信号を前記第2論理レベルから前記第1論理レベルに変遷させるSRフリップフロップと;を有する構成(第3-1の構成)とされている。
本発明の信号伝達回路装置は、制御出力信号を帰還する帰還信号伝達部、制御入力信号と帰還信号の論理比較を行う論理比較回路、第1補正信号を出力する第1パルス生成回路、第2補正信号を出力する第2パルス生成回路を備えているので、制御入力信号と制御出力信号の不一致を検知し、速やかに制御出力信号の補正を行うことができる。また、第1パルス生成回路および第2パルス生成回路は入出力信号が不一致の場合のみ補正信号を出力するので低消費電力による動作が可能である。
本発明に係る半導体装置及びその検査方法であれば、コイルの抵抗値異常を検査することが可能となる。
本発明によれば、ノイズの影響を受けにくい信号伝達装置、及び、これを用いたモータ駆動装置を提供することが可能となる。
(第1の実施の形態)
図1は第1の実施の形態にかかる信号伝達回路装置である。信号伝達回路装置200は、入力端子201、第1パルス生成回路202、第2パルス生成回路204、入力信号伝達部206、入力信号復元回路208、出力端子219、帰還信号伝達部210、論理比較回路212を備える。
図2は第2の実施の形態にかかる信号伝達回路装置である。図2は図1の一部を具体的な回路で示したものである。
図8は第3の実施の形態にかかる信号伝達回路装置である。信号伝達回路装置250は、入力端子251、第1パルス生成回路252、第2パルス生成回路254、第1トランス256、第2トランス258、RSフリップフロップ260、出力端子279、第1出力エッジ検出回路262、第2出力エッジ検出回路264、第3トランス266、第4トランス268、第2RSフリップフロップ270、および論理比較回路272を備える。
図12は第4の実施の形態にかかる信号伝達回路装置である。信号伝達回路装置330は、入力端子331、第1エッジ検出回路332、第2エッジ検出回路334、第1論理和回路336、第2論理和回路338、第1トランス340、第2トランス342、RSフリップフロップ344、出力端子359、帰還パルス生成回路346、第3トランス348、波形整形回路350、論理比較回路352、第1パルス生成回路354、および第2パルス生成回路356を備える。
図22は、本発明に係る半導体装置の第1実施形態を示す模式図である。本実施形態の半導体装置X10Aは、コイルL1を集積化した半導体装置であって、コイルL1の一端には、第1の電流供給用パッドX11aと第1の電圧測定用パッドX11bが接続されており、コイルL1の他端には、第2の電流供給用パッドX12aと第2の電圧測定用パッドX12bが接続されている。
スイッチ制御装置1は、コントローラ側電源電圧(VCC1-GND1間電圧)が所定の下側閾値電圧VUVLO1L以下になると、ハイサイドスイッチSWHをオフとし、FLT端子をローレベルとする。一方、スイッチ制御装置1は、コントローラ側電源電圧(VCC1-GND1間電圧)が所定の上側閾値電圧VUVLO1H以上になると、通常動作を開始し、FLT端子をオープン(ハイレベル)とする。
スイッチ制御装置1は、ドライバ側電源電圧(VCC2-GND2間電圧)が所定の下側閾値電圧VUVLO2L以下になると、ハイサイドスイッチSWHをオフとし、OCPOUT端子をローレベルとする。一方、スイッチ制御装置1は、ドライバ側電源電圧(VCC2-GND2間電圧)が所定の上側閾値電圧VUVLO2H以上になると通常動作を開始し、OCPOUT端子をオープン(ハイレベル)とする。
スイッチ制御装置1は、ERRIN端子への入力電圧が所定の閾値電圧VERRDET以上になると、ハイサイドスイッチSWHをオフとし、FLT端子をローレベルとする。このような構成とすることにより、スイッチ制御装置1の周辺回路に生じる異常についても、これを監視して適切な保護動作を行うことができるので、例えば、モータ電源の過電圧保護動作に利用することが可能である。なお、上記の閾値電圧ERRDETには、所定のヒステリシス(VERRHYS)を持たせるとよい。
スイッチ制御装置1は、OCP/DESATIN端子への入力電圧が所定の閾値電圧VOCDET(対GND2)以上になると、ハイサイドスイッチSWHをオフとし、OCPOUT端子をローレベルとする。
スイッチ制御装置1は、過電流保護動作後、一定時間(tOCPRLS)経過すると、自動復帰し、OCPOUT端子をオープン(ハイレベル)とする。なお、復帰時間は、スイッチ制御装置1の内部で固定的に設定してもよいし、装置外部から調整可能としてもよい。
スイッチ制御装置1は、ECU2から第1半導体チップ10に入力される入力信号INと、第2半導体チップ20から第1半導体チップ10にフィードバックされたウォッチドッグ信号S3とを比較し、両信号の論理が不一致である場合には、ハイサイドスイッチSWHをオフとし、FLT端子をローレベルとする。
スイッチ制御装置1は、過電流保護動作時、PROOUT端子をローレベルとし、OUT端子をオープンとする。このような制御により、ハイサイドスイッチSWHをゆっくりとオフすることが可能となる。なお、オフ時のスルーレートは、外付けの抵抗R5の抵抗値を適宜選択することによって任意に調整することが可能である。
スイッチ制御装置1は、ハイサイドスイッチSWHのゲート電位が所定の閾値電圧VAMC以下になったとき、CLAMP端子をLとする。このような制御により、ハイサイドスイッチSWHを確実にオフすることが可能となる。
スイッチ制御装置1は、CLAMP端子の印加電圧がVCC2-VSCC以上になると、CLAMP端子をハイレベルとする。このような制御により、ハイサイドスイッチSWHのゲート電位が第2電源電圧VCC2よりも上昇してしまうことがなくなる。
以下では、本発明に係る信号伝達装置を用いたモータ駆動装置(特に、高電圧を用いるハイブリッド自動車に搭載されるモータ駆動用IC)を例に挙げて詳細な説明を行う。なお、本発明に係る信号伝達装置が搭載されるモータ駆動装置の全体的な構成や動作については、先出の図26~図30を参照しながら既に説明した通りであるため、以下では、重複した説明を割愛し、信号伝達装置の構成及び動作について重点的な説明を行う。
図35は、本発明に係る信号伝達装置の第1実施形態を示す回路ブロック図である。本実施形態の信号伝達装置は、一次側回路の接地電圧GND1と二次側回路の接地電圧GND2とを互いに絶縁させた状態で、一次側回路から二次側回路にスイッチ制御信号S1、S2を伝達するための回路ブロックとして、ロジック部15と、第1送信部11と、第2送信部12と、第1トランス31と、第2トランス32と、第3受信部21と、第4受信部22と、SRフリップフロップFFと、を有する。これらの回路ブロックはいずれも図26や図27で先出のものであるが、本実施形態の信号伝達装置においては、ノイズ等に起因する誤動作を回避するために、ロジック部15、並びに、第3受信部21及び第4受信部22の構成に創意工夫が凝らしてある。以下では、その特徴的な構成部分について重点的に説明する。
図37は、本発明に係る信号伝達装置の第2実施形態を示す回路ブロック図である。本実施形態の信号伝達装置は、基本的に先出の第1実施形態と同様の構成であるが、トランス31及び32が近接して配置されている場合には、第1誘起信号S1b及び第2誘起信号S2bの両方に同一のノイズが発生するであろうという想定の下、ロジック部15、並びに、第3受信部21及び第4受信部22の内部構成に変更が加えられている。そこで、以下では、上記の変更部分について重点的な説明を行う。
以上説明したように本発明の信号伝達回路装置は、帰還信号伝達部、論理比較回路、第1パルス生成回路、および第2パルス生成回路による出力信号補正機能を備えているので、制御出力信号が制御入力信号と“不一致”の状態となっても直ちに制御出力信号を制御入力信号と“一致”させることができる。また、帰還信号伝達部をフリップフロップを有する構成としたり、第1パルス生成回路および第2パルス生成回路と並列に第1エッジ検出回路および第2エッジ検出回路を備える構成とすれば、極めて小さいパルス幅をもった制御入力信号に対しても正確な制御出力信号を出力することができるため、その産業上の利用可能性は高い。
本発明は、例えば、ハイブリッド自動車、電気自動車、エアコン等の家電製品、及び、産業機械などに広く搭載されるモータ駆動IC(ゲートドライバIC)の信頼性を高める上で好適に利用可能な技術である。
本発明は、例えば、高電圧を用いるハイブリッド自動車、電気自動車、エアコン等の家電製品、及び、産業機械などに広く搭載されるモータ駆動IC(ゲートドライバIC)の信頼性を高める上で好適に利用可能な技術である。
200A、220A、250A、280A、300A、330A、360A、400A、430A、800A、850A 入力側回路
200B、220B、250B、280B、300B、330B、360B、400B、430B、800B、850B 出力側回路
201、221、251、281、301、331、361、401、431、801、851 入力端子
219、249、279、299、329、359、399、429、469、849、899 出力端子
202、222、252、282、302、354、384、420、452 第1パルス生成回路
204、224、254、284、304、356、386、422、454 第2パルス生成回路
212、238、272、298、322、352、382、418、450、818、874 論理比較回路
820、876 比較パルス生成回路
206、220C、250C、280C、300C、330C、360C、400C、430C、800C、850C 入力信号伝達部
208 入力信号復元回路
210、220D、250D、280D、300D、330D、360D、400D、430D、800D、850D 帰還信号伝達部
230、260、290、320、344、374、810、866 RSフリップフロップ
270 第2RSフリップフロップ
226、256、286、308、340、366、408、436、806、862 第1トランス
228、258、288、316、342、368、414、438、808、864 第2トランス
234、266、294、318、348、388、456、814、870 第3トランス
268、390、458 第4トランス
378、446 第5トランス
232、346、376、412、444、812、868 帰還パルス生成回路
236、350、380、416、448、816、872 波形整形回路
262、312 第1出力エッジ検出回路
264、314 第2出力エッジ検出回路
292 出力エッジ検出回路
296、310、410、442 Dフリップフロップ
306、406、440、856 論理和回路
332、362、402、432、852 第1エッジ検出回路
334、364、404、434、854 第2エッジ検出回路
336、370 第1論理和回路
338、372 第2論理和回路
850E 信号合成回路
802、858 第1論理積回路
804、860 第2論理積回路
902 電流源
904 スイッチングトランジスタ
906 キャパシタ
910 コンパレータ
GND A 第1の接地電位
GND B 第2の接地電位
GND 接地電位
S セット端子
R リセット端子
Q フリップフロップ出力端子
CLK クロック端子
X10A、X10B 半導体装置
X11a 第1の電流供給用パッド
X11b 第1の電圧測定用パッド
X11c 第1の共通パッド(X11a+X11b)
X12a 第2の電流供給用パッド
X12b 第2の電圧測定用パッド
X12c 第2の共通パッド(X12a+X12b)
X20 検査装置
X21a 第1の電流供給用プローブ
X21b 第1の電圧測定用プローブ
X22a 第2の電流供給用プローブ
X22b 第2の電圧測定用プローブ
X23 定電流源
X24 電圧計
1 スイッチ制御装置
2 エンジンコントロールユニット(ECU)
10 第1半導体チップ(コントローラチップ)
11 第1送信部
11-1 バッファ
12 第2送信部
12-1 バッファ
13 第1受信部
14 第2受信部
15 ロジック部
15-1、15-2 インバータ
15-3 第1パルス生成部
15-4 第2パルス生成部
15-5 パルス生成部
15-6 パルスカウンタ
15-7 エッジ検出部
15-8 パルス分配部
16 第1低電圧ロックアウト部(第1UVLO部)
17 外部エラー検出部(コンパレータ)
20 第2半導体チップ(ドライバチップ)
21 第3受信部
21-1 第1コンパレータ
21-2 第1パルス検出部
21-3 第1カウンタ
22 第4受信部
22-1 第1コンパレータ
22-2 第2パルス検出部
22-3 第2カウンタ
23 第3送信部
24 第4送信部
25 ロジック部
26 ドライバ部
27 第2低電圧ロックアウト部(第2UVLO部)
28 過電流検出部(コンパレータ)
29 OCPタイマ
30 第3半導体チップ(トランスチップ)
31 第1トランス
32 第2トランス
33 第3トランス
34 第4トランス
35 第1ガードリング
36 第2ガードリング
40 第1アイランド(低圧側アイランド)
50 第2アイランド(高圧側アイランド)
SWH ハイサイドスイッチ(IGBT、SiC-MOS)
SWL ローサイドスイッチ(IGBT、SiC-MOS)
Na、Nb、N1~N3 Nチャネル型MOS電界効果トランジスタ
P1、P2 Pチャネル型MOS電界効果トランジスタ
E1、E2 直流電圧源
Q1 npn型バイポーラトランジスタ
Q2 pnp型バイポーラトランジスタ
C1~C3 キャパシタ
R1~R8 抵抗
D1 ダイオード
a1~a8 パッド(第1の電流供給用パッドに相当)
b1~b8 パッド(第1の電圧測定用パッドに相当)
c1~c4 パッド(第2の電流供給用パッドに相当)
d1~d4 パッド(第2の電圧測定用パッドに相当)
e1、e2 パッド
L11、L21、L31、L41 一次側コイル
L12、L22、L32、L42 二次側コイル
Claims (37)
- 入力側回路と出力側回路との間で信号の伝達が行われる信号伝達回路装置であって、
前記信号伝達回路装置は、
前記入力側回路に入力された制御入力信号を受信し、第1補正信号を出力する第1パルス生成回路と、
前記制御入力信号を受信し、第2補正信号を出力する第2パルス生成回路と、
前記第1補正信号および前記第2補正信号を受信し、前記入力側回路から前記出力側回路へ信号の伝達を行う入力信号伝達部と、
前記入力信号伝達部の出力を受信し、前記制御入力信号と等価な制御出力信号を出力する入力信号復元回路と、
前記制御出力信号を受信し、前記出力側回路から前記入力側回路へ信号の伝達を行い、帰還信号を出力する帰還信号伝達部と、
前記制御入力信号および前記帰還信号を受信し、前記制御入力信号と前記帰還信号の論理比較を行い、論理比較信号を出力する論理比較回路を備え、
前記第1パルス生成回路は、前記制御入力信号とともに前記論理比較信号を受信し、前記制御入力信号と前記論理比較信号が第1の組み合わせとなった場合に前記第1補正信号を出力し、
前記第2パルス生成回路は、前記制御入力信号とともに前記論理比較信号を受信し、前記制御入力信号と前記論理比較信号が前記第1の組み合わせとは異なる第2の組み合わせとなった場合に前記第2補正信号を出力することを特徴とする信号伝達回路装置。 - 請求項1記載の信号伝達回路装置であって、
前記入力信号伝達部および前記帰還信号伝達部はそれぞれ少なくとも一つのアイソレータを有することを特徴とする信号伝達回路装置。 - 請求項2記載の信号伝達回路装置であって、
前記アイソレータはトランスであることを特徴とする信号伝達回路装置。 - 請求項3記載の信号伝達回路装置であって、
前記入力側回路、前記出力側回路、および前記トランスはそれぞれ異なる半導体基板上に形成されていることを特徴とする信号伝達回路装置。 - 請求項3記載の信号伝達回路装置であって、
前記入力側回路と前記出力側回路はそれぞれ異なる半導体基板上に形成されており、前記トランスは、前記入力側回路または前記出力側回路と同じ基板上に形成されていることを特徴とする信号伝達回路装置。 - 請求項3記載の信号伝達回路装置であって、
前記トランスの1次巻線と2次巻線は互いに別の接地電位に接続されていることを特徴とする信号伝達回路装置。 - 請求項2記載の信号伝達回路装置であって、
前記アイソレータはフォトカプラであることを特徴とする信号伝達回路装置。 - 請求項1記載の信号伝達回路装置であって、
前記入力信号復元回路はRSフリップフロップにより構成されていることを特徴とする信号伝達回路装置。 - 請求項1記載の信号伝達回路装置であって、
前記帰還信号伝達部は、
前記制御出力信号に同期して連続パルスを有する帰還パルスを生成する帰還パルス生成回路と、
前記帰還パルスを波形整形する波形整形回路を有することを特徴とする信号伝達回路装置。 - 請求項9記載の信号伝達回路装置であって、
前記波形整形回路は、
前記帰還パルスでオン、オフするスイッチングトランジスタと、
前記スイッチングトランジスタと協働して前記帰還パルスとは異なる整形帰還信号を生成するための電流源およびキャパシタと、
前記整形帰還信号が入力され前記整形帰還信号とは異なる前記帰還信号を生成するコンパレータを有することを特徴とする信号伝達回路装置。 - 請求項1記載の信号伝達回路装置であって、
前記論理比較回路はエクスクルーシブOR回路を有することを特徴とする信号伝達回路装置。 - 請求項1記載の信号伝達回路装置であって、
前記第1補正信号及び前記第2補正信号は連続パルスを有する信号であり、
前記第1パルス生成回路は、前記制御入力信号と前記論理比較信号が前記第1の組み合わせとなった期間に連続パルスを有する前記第1補正信号を出力し、
前記第2パルス生成回路は、前記制御入力信号と前記論理比較信号が前記第2の組み合わせとなった期間に連続パルスを有する前記第2補正信号を出力することを特徴とする信号伝達回路装置。 - 請求項1記載の信号伝達回路装置であって、
前記帰還信号伝達部は、
前記制御出力信号の立ち上がりエッジを検出し第1帰還パルスを生成する第1出力エッジ検出回路と、
前記制御出力信号の立ち下がりエッジを検出し第2帰還パルスを生成する第2出力エッジ検出回路と、
前記第1帰還パルスおよび前記第2帰還パルスがセット端子およびリセット端子に各別に入力されるRSフリップフロップを有することを特徴とする信号伝達回路装置。 - 請求項1記載の信号伝達回路装置であって、
前記帰還信号伝達部は、
前記制御出力信号の立ち上がりエッジおよび立ち下がりエッジを検出し帰還パルスを生成する出力エッジ検出回路と、
前記帰還パルスがクロック端子に入力されるDフリップフロップを有することを特徴とする信号伝達回路装置。 - 請求項1記載の信号伝達回路装置であって、
前記入力信号復元回路はDフリップフロップにより構成されていることを特徴とする信号伝達回路装置。 - 請求項1記載の信号伝達回路装置であって、
前記信号伝達回路装置はさらに、
前記制御入力信号の立ち上がりエッジを検出し第1入力パルスを生成する第1エッジ検出回路と、
前記制御入力信号の立ち下がりエッジを検出し第2入力パルスを生成する第2エッジ検出回路を備え、
前記入力信号伝達部は、前記第1補正信号および前記第2補正信号とともに前記第1入力パルスおよび前記第2入力パルスを受信することを特徴とする信号伝達回路装置。 - 請求項16記載の信号伝達回路装置であって、
前記入力信号伝達部は、
前記第1補正信号と前記第1入力パルスを論理和処理する第1論理和回路と、
前記第2補正信号と前記第2入力パルスを論理和処理する第2論理和回路を有し、
前記入力信号復元回路は、
前記第1論理和回路の出力がセット端子に入力され、前記第2論理和回路の出力がリセット端子に入力されるRSフリップフロップにより構成されていることを特徴とする信号伝達回路装置。 - 請求項17記載の信号伝達回路装置であって、
前記第1論理和回路および前記第2論理和回路は前記入力側回路に設けられていることを特徴とする信号伝達回路装置。 - 請求項16記載の信号伝達回路装置であって、
前記入力信号伝達部は、
前記第1補正信号、前記第2補正信号、前記第1入力パルス、および前記第2入力パルスを論理和処理する論理和回路を有し、
前記入力信号復元回路は、前記論理和回路の出力がクロック端子に入力されるDフリップフロップにより構成されていることを特徴とする信号伝達回路装置。 - 請求項19記載の信号伝達回路装置であって、
前記論理和回路は前記入力側回路に設けられていることを特徴とする信号伝達回路装置。 - 入力側回路と出力側回路との間で信号の伝達が行われる信号伝達回路装置であって、
前記信号伝達回路装置は、
前記入力側回路に入力された制御入力信号を受信し、第1補正信号を出力する第1論理積回路と、
前記制御入力信号の反転信号を受信し、第2補正信号を出力する第2論理積回路と、
前記第1補正信号および前記第2補正信号を受信し、前記入力側回路から前記出力側回路へ信号の伝達を行う入力信号伝達部と、
前記入力信号伝達部の出力を受信し、前記制御入力信号と等価な制御出力信号を出力する入力信号復元回路と、
前記制御出力信号を受信し、前記出力側回路から前記入力側回路へ信号の伝達を行い、帰還信号を出力する帰還信号伝達部と、
前記制御入力信号および前記帰還信号を受信し、前記制御入力信号と前記帰還信号の論理比較を行い、論理比較信号を出力する論理比較回路と、
前記論理比較信号を受信し、前記論理比較信号に同期した論理比較パルス信号を出力する比較パルス生成回路を備え、
前記第1論理積回路は、前記制御入力信号とともに前記論理比較パルス信号を受信し、
前記第2論理積回路は、前記制御入力信号の反転信号とともに前記論理比較パルス信号を受信することを特徴とする信号伝達回路装置。 - 入力側回路と出力側回路との間で信号の伝達が行われる信号伝達回路装置であって、
前記信号伝達回路装置は、
前記入力側回路に入力された制御入力信号の立ち上がりエッジを検出し第1入力パルスを生成する第1エッジ検出回路と、
前記制御入力信号の立ち下がりエッジを検出し第2入力パルスを生成する第2エッジ検出回路と、
前記制御入力信号、前記第1入力パルス、および前記第2入力パルスを受信し、前記第1入力パルスまたは前記第2入力パルスを受信したタイミングでセット信号またはリセット信号を出力する信号合成回路と、
前記セット信号および前記リセット信号を受信し、前記入力側回路から前記出力側回路へ信号の伝達を行う入力信号伝達部と、
前記入力信号伝達部の出力を受信し、前記制御入力信号と等価な制御出力信号を出力する入力信号復元回路と、
前記制御出力信号を受信し、前記出力側回路から前記入力側回路へ信号の伝達を行い、帰還信号を出力する帰還信号伝達部と、
前記制御入力信号および前記帰還信号を受信し、前記制御入力信号と前記帰還信号の論理比較を行い、論理比較信号を出力する論理比較回路と、
前記論理比較信号を受信し、前記論理比較信号に同期した論理比較パルス信号を出力する比較パルス生成回路を備え、
前記信号合成回路は、前記制御入力信号、前記第1入力パルス、および前記第2入力パルスとともに、前記論理比較パルス信号を受信し、前記論理比較パルス信号を受信したタイミングにおいても、前記セット信号または前記リセット信号の出力を行うことを特徴とする信号伝達回路装置。 - 請求項22記載の信号伝達回路装置であって、
前記信号合成回路は、前記第1入力パルス、前記第2入力パルス、および前記論理比較パルス信号を受信する論理和回路と、
前記制御入力信号と前記論理和回路の出力を受信し、前記セット信号を出力する第1論理積回路と、
前記制御入力信号の反転信号と前記論理和回路の出力を受信し、前記リセット信号を出力する第2論理積回路を有することを特徴とする信号伝達回路装置。 - 請求項21または22記載の信号伝達回路装置であって、
前記入力信号伝達部および前記帰還信号伝達部はそれぞれ少なくとも一つのトランスを有することを特徴とする信号伝達回路装置。 - 請求項21または22記載の信号伝達回路装置であって、
前記入力信号復元回路はRSフリップフロップにより構成されていることを特徴とする信号伝達回路装置。 - 請求項21または22記載の信号伝達回路装置であって、
前記帰還信号伝達部は、
前記制御出力信号に同期して連続パルスを有する帰還パルスを生成する帰還パルス生成回路と、
前記帰還パルスを波形整形する波形整形回路を有することを特徴とする信号伝達回路装置。 - コイルを集積化した半導体装置であって、前記コイルの一端には、第1の電流供給用パッドと第1の電圧測定用パッドが接続されており、前記コイルの他端には、第2の電流供給用パッドと第2の電圧測定用パッドが接続されていることを特徴とする半導体装置。
- 前記第1の電流供給用パッドと前記第1の電圧測定用パッドは、第1の電流供給用プローブと第1の電圧測定用プローブを同時に接触させることが可能な面積を有する第1の共用パッドとして一体的に形成されており、
前記第2の電流供給用パッドと前記第2の電圧測定用パッドは、第2の電流供給用プローブと第2の電圧測定用プローブを同時に接触させることが可能な面積を有する第2の共用パッドとして一体的に形成されていることを特徴とする請求項27に記載の半導体装置。 - 請求項27または請求項28に記載の半導体装置を検査する検査方法であって、
前記第1の電流供給用パッドと前記第2の電流供給用パッドとの間に所定の定電流を流すステップと、
前記第1の電圧測定用パッドと前記第2の電圧測定用パッドとの間に発生する電圧を測定するステップと、
を有することを特徴とする検査方法。 - 請求項27または請求項28に記載の半導体装置を検査する検査装置であって、
前記第1の電流供給用パッドに接触させる第1の電流供給用プローブと、
前記第1の電圧測定用パッドに接触させる第1の電圧測定用プローブと、
前記第2の電流供給用パッドに接触させる第2の電流供給用プローブと、
前記第2の電圧測定用パッドに接触させる第2の電圧測定用プローブと、
前記第1の電流供給用プローブと前記第2の電流供給用プローブとの間に所定の定電流を流す定電流源と、
前記第1の電圧測定用プローブと前記第2の電圧測定用プローブとの間に発生する電圧を測定する電圧計と、
を有することを特徴とする検査装置。 - 入力信号が第1論理レベルから第2論理レベルに変遷するパルスエッジに応じて第1トランス駆動信号に(N+a)発(ただし、N≧2、a≧0)のパルスを発生させ、前記入力信号が前記第2論理レベルから前記第1論理レベルに変遷するパルスエッジに応じて第2トランス駆動信号に(N+a)発のパルスを発生させるトランス駆動信号生成部と;
一次側巻線に入力される前記第1トランス駆動信号に応じて二次側巻線に第1誘起信号を発生させる第1トランスと;
一次側巻線に入力される前記第2トランス駆動信号に応じて二次側巻線に第2誘起信号を発生させる第2トランスと;
前記第1誘起信号と所定の閾値電圧とを比較して第1比較信号を生成する第1コンパレータと;
前記第2誘起信号と所定の閾値電圧とを比較して第2比較信号を生成する第2コンパレータと;
前記第1比較信号にN発のパルスが発生したことを検出して第1検出信号にパルスを発生させる第1パルス検出部と;
前記第2比較信号にN発のパルスが発生したことを検出して第2検出信号にパルスを発生させる第2パルス検出部と;
前記第1検出信号に発生されたパルスに応じて出力信号を前記第1論理レベルから前記第2論理レベルに変遷させ、前記第2検出信号に発生されたパルスに応じて前記出力信号を前記第2論理レベルから前記第1論理レベルに変遷させるSRフリップフロップと;
を有することを特徴とする信号伝達装置。 - 前記第1パルス検出部は、前記第1比較信号に発生されたパルス数をカウントし、そのカウント値がNに達したときに前記第1検出信号にパルスを発生させるカウンタであり、
前記第2パルス検出部は、前記第2比較信号に発生されたパルス数をカウントし、そのカウント値がNに達したときに前記第2検出信号にパルスを発生させるカウンタであることを特徴とする請求項31に記載の信号伝達装置。 - 前記第1パルス検出部は、前記第2比較信号に発生されたパルスによってカウント値がリセットされ、
前記第2パルス検出部は、前記第1比較信号に発生されたパルスによってカウント値がリセットされることを特徴とする請求項32に記載の信号伝達装置。 - 前記トランス駆動信号生成部は、
所定周波数のパルス信号を生成するパルス生成部と;
前記パルス信号のパルス数をカウントし、そのカウント値が(N+a)に達したときに前記パルス生成部の駆動を停止させるカウンタと;
前記入力信号のパルスエッジを検出したときに、前記パルス生成部の駆動を開始させるとともに、前記カウンタのカウント値をリセットするエッジ検出部と;
前記入力信号に応じて、前記パルス信号を前記第1トランス駆動信号及び前記第2トランス駆動信号のいずれか一方として分配するパルス分配部と;
を有することを特徴とする請求項33に記載の信号伝達装置。 - 前記パルス生成部は、前記エッジ検出部で前記入力信号のパルスエッジをが検出されてから、所定時間が経過するまでの間、前記パルス信号を生成しないことを特徴とする請求項34に記載の信号伝達装置。
- 入力信号のパルスエッジに応じてトランス駆動信号に(N+a)発(ただし、N≧2、a≧0)のパルスを発生させるトランス駆動信号生成部と;
一次側巻線に入力される前記トランス駆動信号に応じて二次側巻線に誘起信号を発生させるトランスと;
前記誘起信号と所定の閾値電圧とを比較して比較信号を生成するコンパレータと;
前記比較信号にN発のパルスが発生したことを検出して出力信号にパルスを発生させるパルス検出部と;
を有することを特徴とする信号伝達装置。 - 請求項31~請求項36のいずれかに記載の信号伝達装置を有し、前記出力信号を用いてモータの駆動制御を行うことを特徴とするモータ駆動装置。
Priority Applications (9)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201080060700.XA CN102845037B (zh) | 2009-11-05 | 2010-10-13 | 信号传输电路器件、半导体器件、检查半导体器件的方法和装置、信号传输器件以及使用信号传输器件的电机驱动装置 |
EP10828171A EP2498460A1 (en) | 2009-11-05 | 2010-10-13 | Signal transmission circuit device, semiconductor device, method and apparatus for inspecting semiconductor device, signal transmission device, and motor drive apparatus using signal transmission device |
JP2011539323A JP5611224B2 (ja) | 2009-11-05 | 2010-10-13 | 信号伝達回路装置、半導体装置とその検査方法及び検査装置、並びに、信号伝達装置及びこれを用いたモータ駆動装置 |
US13/505,342 US8947117B2 (en) | 2009-11-05 | 2010-10-13 | Signal transmission circuit device, semiconductor device, method and apparatus for inspecting semiconductor device, signal transmission device, and motor drive apparatus using signal transmission device |
US14/576,775 US9632135B2 (en) | 2009-11-05 | 2014-12-19 | Signal transmission circuit device, semiconductor device, method and apparatus for inspecting semiconductor device, signal transmission device, and motor drive apparatus using signal transmission device |
US15/463,121 US10382035B2 (en) | 2009-11-05 | 2017-03-20 | Signal transmission circuit device, semiconductor device, method and apparatus for inspecting semiconductor device, signal transmission device, and motor drive apparatus using signal transmission device |
US16/508,682 US11115020B2 (en) | 2009-11-05 | 2019-07-11 | Signal transmission circuit device, semiconductor device, method and apparatus for inspecting semiconductor device, signal transmission device, and motor drive apparatus using signal transmission device |
US17/383,545 US11658659B2 (en) | 2009-11-05 | 2021-07-23 | Signal transmission circuit device, semiconductor device, method and apparatus for inspecting semiconductor device, signal transmission device, and motor drive apparatus using signal transmission device |
US18/300,511 US20230253963A1 (en) | 2009-11-05 | 2023-04-14 | Signal transmission circuit device, semiconductor device, method and apparatus for inspecting semiconductor device, signal transmission device, and motor drive apparatus using signal transmission device |
Applications Claiming Priority (6)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2009-253900 | 2009-11-05 | ||
JP2009253900 | 2009-11-05 | ||
JP2009-273598 | 2009-12-01 | ||
JP2009273598 | 2009-12-01 | ||
JP2010104192 | 2010-04-28 | ||
JP2010-104192 | 2010-04-28 |
Related Child Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/505,342 A-371-Of-International US8947117B2 (en) | 2009-11-05 | 2010-10-13 | Signal transmission circuit device, semiconductor device, method and apparatus for inspecting semiconductor device, signal transmission device, and motor drive apparatus using signal transmission device |
US14/576,775 Division US9632135B2 (en) | 2009-11-05 | 2014-12-19 | Signal transmission circuit device, semiconductor device, method and apparatus for inspecting semiconductor device, signal transmission device, and motor drive apparatus using signal transmission device |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2011055611A1 true WO2011055611A1 (ja) | 2011-05-12 |
Family
ID=43969851
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2010/067903 WO2011055611A1 (ja) | 2009-11-05 | 2010-10-13 | 信号伝達回路装置、半導体装置とその検査方法及び検査装置、並びに、信号伝達装置及びこれを用いたモータ駆動装置 |
Country Status (5)
Country | Link |
---|---|
US (6) | US8947117B2 (ja) |
EP (1) | EP2498460A1 (ja) |
JP (5) | JP5611224B2 (ja) |
CN (2) | CN105790744B (ja) |
WO (1) | WO2011055611A1 (ja) |
Cited By (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20130075859A1 (en) * | 2011-09-27 | 2013-03-28 | Martin Kerber | Semiconductor structure including guard ring |
US20130075861A1 (en) * | 2011-09-27 | 2013-03-28 | Infineon Technologies Ag | Semiconductor structure including guard ring |
JP2014007502A (ja) * | 2012-06-22 | 2014-01-16 | Rohm Co Ltd | 信号伝達回路、集積回路およびそれを含む電気機器 |
JP2014078859A (ja) * | 2012-10-11 | 2014-05-01 | Fuji Electric Co Ltd | 信号伝送装置およびスイッチング電源装置 |
JP2015015697A (ja) * | 2013-06-07 | 2015-01-22 | ローム株式会社 | 信号伝達装置 |
WO2016117410A1 (ja) * | 2015-01-20 | 2016-07-28 | 三菱電機株式会社 | 信号伝達装置 |
US9502954B2 (en) | 2013-03-20 | 2016-11-22 | Mitsubishi Electric Corporation | Signal transmission circuit and power conversion device equipped with same |
JP2018014549A (ja) * | 2016-07-19 | 2018-01-25 | ローム株式会社 | 信号伝達回路及び車両 |
JP2018061080A (ja) * | 2016-10-03 | 2018-04-12 | サンケン電気株式会社 | パワー半導体駆動回路装置 |
WO2018134920A1 (ja) * | 2017-01-18 | 2018-07-26 | 三菱電機株式会社 | アイソレータ回路 |
WO2018211819A1 (ja) * | 2017-05-16 | 2018-11-22 | 株式会社デンソー | 車載高電圧電気装置 |
JP2020010085A (ja) * | 2018-07-03 | 2020-01-16 | ローム株式会社 | 信号伝達装置 |
JP2020088562A (ja) * | 2018-11-22 | 2020-06-04 | キヤノン株式会社 | 受信装置、通信システムおよび受信装置の制御方法 |
JP2021061466A (ja) * | 2019-10-03 | 2021-04-15 | 日置電機株式会社 | 信号読取システム |
WO2022018959A1 (ja) * | 2020-07-20 | 2022-01-27 | ローム株式会社 | 信号伝達装置、電子機器、車両 |
JP7019107B1 (ja) * | 2021-03-08 | 2022-02-14 | 三菱電機株式会社 | 信号絶縁回路 |
JP2023003423A (ja) * | 2013-11-13 | 2023-01-11 | ローム株式会社 | 半導体装置 |
WO2023112492A1 (ja) * | 2021-12-16 | 2023-06-22 | ローム株式会社 | 信号伝達装置、電子機器 |
DE112022000664T5 (de) | 2021-03-16 | 2023-12-14 | Rohm Co., Ltd. | Isolierter gate-treiber, traktionswechselrichter und elektrofahrzeug |
Families Citing this family (51)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8531176B2 (en) | 2010-04-28 | 2013-09-10 | Teradyne, Inc. | Driving an electronic instrument |
US8502522B2 (en) * | 2010-04-28 | 2013-08-06 | Teradyne, Inc. | Multi-level triggering circuit |
US8542005B2 (en) | 2010-04-28 | 2013-09-24 | Teradyne, Inc. | Connecting digital storage oscilloscopes |
US20120249034A1 (en) * | 2011-03-30 | 2012-10-04 | Pratt & Whitney Canada Corp. | Position sensing circuit for brushless motors |
JP2012242338A (ja) * | 2011-05-23 | 2012-12-10 | Toshiba Corp | 診断用パルス信号を備える制御システム、及びその制御装置 |
US9461709B2 (en) | 2014-06-30 | 2016-10-04 | Intel Corporation | Methods and systems for server power line communication |
US10536309B2 (en) | 2014-09-15 | 2020-01-14 | Analog Devices, Inc. | Demodulation of on-off-key modulated signals in signal isolator systems |
US9660848B2 (en) | 2014-09-15 | 2017-05-23 | Analog Devices Global | Methods and structures to generate on/off keyed carrier signals for signal isolators |
US10270630B2 (en) * | 2014-09-15 | 2019-04-23 | Analog Devices, Inc. | Demodulation of on-off-key modulated signals in signal isolator systems |
US9998301B2 (en) | 2014-11-03 | 2018-06-12 | Analog Devices, Inc. | Signal isolator system with protection for common mode transients |
CN104459452B (zh) * | 2014-12-23 | 2017-02-22 | 中国电子科技集团公司第十四研究所 | 一种脉冲变压器同名端识别器 |
US9450398B2 (en) * | 2014-12-30 | 2016-09-20 | Diodes Incorporated | Protection circuit for electronic system |
US9846192B2 (en) * | 2015-02-25 | 2017-12-19 | Nxp B.V. | Switched probe contact |
US10171070B2 (en) * | 2015-06-08 | 2019-01-01 | Mitsubishi Electric Corporation | Signal transmission circuit and power conversion device |
WO2017018140A1 (ja) * | 2015-07-29 | 2017-02-02 | 日立オートモティブシステムズ株式会社 | 車載制御装置、車載集積回路 |
CN204915554U (zh) * | 2015-09-18 | 2015-12-30 | 泰科电子(上海)有限公司 | 感应电路、混合驱动电路及感应器组件 |
JP6384733B2 (ja) * | 2015-11-20 | 2018-09-05 | 本田技研工業株式会社 | 通信システム、及び制御装置 |
US9966837B1 (en) | 2016-07-08 | 2018-05-08 | Vpt, Inc. | Power converter with circuits for providing gate driving |
EP4033384A1 (en) | 2016-09-16 | 2022-07-27 | NEC Corporation | Personal authentication device, personal authentication method, and recording medium |
KR102517461B1 (ko) * | 2016-09-28 | 2023-04-04 | 에스케이하이닉스 주식회사 | 전압생성회로 및 반도체장치 |
CN107919868A (zh) * | 2016-10-08 | 2018-04-17 | 北京中科格励微科技有限公司 | 一种数字信号隔离器 |
CN108322211B (zh) * | 2017-01-18 | 2021-04-02 | 中芯国际集成电路制造(上海)有限公司 | 一种i/o接口电路输出状态的检测电路和电子系统 |
TWI610532B (zh) * | 2017-03-13 | 2018-01-01 | 茂達電子股份有限公司 | 馬達驅動電路 |
JP2018163498A (ja) * | 2017-03-24 | 2018-10-18 | エイブリック株式会社 | 監視回路 |
US10135439B2 (en) * | 2017-04-20 | 2018-11-20 | Texas Instruments Incorporated | Current limiting I/O interface and isolated load switch driver IC |
JP2019054349A (ja) * | 2017-09-13 | 2019-04-04 | パナソニックIpマネジメント株式会社 | ゲート駆動回路、および、パワースイッチングシステム |
TWI656753B (zh) * | 2017-11-22 | 2019-04-11 | 瑞昱半導體股份有限公司 | 可調整迴轉率的收發器電路 |
EP3496348B1 (en) | 2017-12-05 | 2020-10-14 | Power Integrations Switzerland GmbH | Communications using an inductive coupling |
CN108199710B (zh) * | 2017-12-25 | 2021-06-29 | 深圳市紫光同创电子有限公司 | 一种振荡器校正电路及振荡器校正方法 |
JP2019150466A (ja) * | 2018-03-06 | 2019-09-12 | ソニー・オリンパスメディカルソリューションズ株式会社 | 医療機器 |
JP6897628B2 (ja) | 2018-04-26 | 2021-07-07 | 株式会社デンソー | 半導体装置 |
US10756715B2 (en) * | 2018-07-03 | 2020-08-25 | Rohm Co., Ltd. | Signal transfer device |
EP3829121B1 (en) * | 2018-07-26 | 2023-08-30 | Hioki E.E. Corporation | Waveform shaping circuit, signal generation device, and signal reading system |
US10985765B2 (en) * | 2018-08-07 | 2021-04-20 | Samsung Electronics Co., Ltd. | Apparatus including safety logic |
CN109087613A (zh) * | 2018-10-29 | 2018-12-25 | 惠科股份有限公司 | 过流保护电路及显示驱动装置 |
CN109239570B (zh) * | 2018-10-31 | 2024-07-23 | 中国振华集团永光电子有限公司(国营第八七三厂) | 一种二极管正向电流浪涌实验电路 |
CN109407999B (zh) * | 2018-11-16 | 2022-03-08 | 郑州云海信息技术有限公司 | 一种信号矫正方法、系统及装置 |
JP7076398B2 (ja) * | 2019-04-12 | 2022-05-27 | 三菱電機株式会社 | 半導体装置 |
JP7133516B2 (ja) * | 2019-06-24 | 2022-09-08 | 日立Astemo株式会社 | 信号伝送回路、電子制御装置 |
JP7275071B2 (ja) * | 2019-07-31 | 2023-05-17 | 株式会社デンソー | 信号伝達装置 |
WO2021020392A1 (ja) * | 2019-07-31 | 2021-02-04 | 株式会社デンソー | 信号伝達装置 |
CN110764028B (zh) * | 2019-10-10 | 2021-11-30 | 华东光电集成器件研究所 | 一种集成电路引脚夹持异常检测与保护装置 |
US20230155470A1 (en) * | 2020-04-24 | 2023-05-18 | Rohm Co., Ltd. | Pulse receiving circuit and signal transmission device |
JP2021190894A (ja) * | 2020-06-01 | 2021-12-13 | ローム株式会社 | ゲートドライバ装置 |
WO2022075247A1 (ja) * | 2020-10-07 | 2022-04-14 | ローム株式会社 | 伝送回路 |
CN112947170B (zh) * | 2021-02-02 | 2024-04-12 | 宁波奥克斯电气股份有限公司 | 一种双风机控制电路及空调器 |
CN116964735A (zh) | 2021-02-02 | 2023-10-27 | 罗姆股份有限公司 | 半导体装置 |
CN113640656B (zh) * | 2021-07-30 | 2024-04-09 | 深圳速跃芯仪科技有限公司 | 基于延时的数字测试码型生成方法 |
JP2023040523A (ja) * | 2021-09-10 | 2023-03-23 | キオクシア株式会社 | 半導体集積回路、及び、半導体記憶装置、並びに、メモリシステム |
EP4191883A1 (en) * | 2021-12-06 | 2023-06-07 | Nxp B.V. | Circuitry for encoding a bus signal and associated methods |
WO2024181002A1 (ja) * | 2023-03-01 | 2024-09-06 | ローム株式会社 | 駆動回路、信号伝達装置、電子機器、車両 |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2001085248A (ja) | 1999-09-17 | 2001-03-30 | Oki Electric Ind Co Ltd | トランス |
JP2003523147A (ja) * | 2000-02-14 | 2003-07-29 | アナログ デバイセス インコーポレーテッド | 分離バリアを通過して論理信号を送信するアイソレータ |
US7075329B2 (en) | 2003-04-30 | 2006-07-11 | Analog Devices, Inc. | Signal isolators using micro-transformers |
JP2007123650A (ja) | 2005-10-31 | 2007-05-17 | Matsushita Electric Works Ltd | 半導体装置 |
JP2009188621A (ja) * | 2008-02-05 | 2009-08-20 | Toshiba Corp | 集積回路装置およびその製造方法 |
Family Cites Families (37)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3398255A (en) * | 1964-01-08 | 1968-08-20 | Harnischfeger Corp | High speed pulse welding |
US4595945A (en) * | 1983-10-21 | 1986-06-17 | At&T Bell Laboratories | Plastic package with lead frame crossunder |
JPH01124244A (ja) * | 1987-11-09 | 1989-05-17 | Nec Corp | リードフレーム |
JP2533011B2 (ja) * | 1991-06-27 | 1996-09-11 | 三洋電機株式会社 | 表面実装型半導体装置 |
JP2708320B2 (ja) * | 1992-04-17 | 1998-02-04 | 三菱電機株式会社 | マルチチップ型半導体装置及びその製造方法 |
JP3141562B2 (ja) * | 1992-05-27 | 2001-03-05 | 富士電機株式会社 | 薄膜トランス装置 |
JPH0613249A (ja) * | 1992-06-26 | 1994-01-21 | Nippon Telegr & Teleph Corp <Ntt> | 高周波スイッチング電源用薄膜トランスおよび高周波スイッチング電源用薄膜インダクタ |
JPH0745778A (ja) * | 1993-07-29 | 1995-02-14 | Sumitomo Electric Ind Ltd | リードフレーム及び半導体装置 |
JP3205235B2 (ja) * | 1995-01-19 | 2001-09-04 | シャープ株式会社 | リードフレーム、樹脂封止型半導体装置、その製造方法及び該製造方法で用いる半導体装置製造用金型 |
US5677931A (en) * | 1995-02-27 | 1997-10-14 | Nec Corporation | Transmission path switching apparatus |
JP3410269B2 (ja) | 1995-12-21 | 2003-05-26 | 株式会社アドバンテスト | 遅延時間測定方法 |
GB2323474B (en) | 1997-03-21 | 2002-07-31 | Rohm Co Ltd | A leadframe and a method of manufacturing a semiconductor device device by use of it |
JPH10326856A (ja) | 1997-03-21 | 1998-12-08 | Rohm Co Ltd | リードフレームおよびそれを用いた半導体装置の製造方法 |
CH692162A5 (fr) * | 1997-03-24 | 2002-02-28 | Em Microelectronic Marin Sa | Procédé de mesure pour détecter un court-circuit entre des spires d'une bobine intégrée sur une puce, et structure de circuit intégré adaptée à un tel procédé de mesure. |
DE19808193B4 (de) * | 1998-02-27 | 2007-11-08 | Robert Bosch Gmbh | Leadframevorrichtung und entsprechendes Herstellungsverfahren |
US6989614B2 (en) * | 2002-08-21 | 2006-01-24 | Canon Kabushiki Kaisha | Oscillating device |
US6927569B2 (en) * | 2002-09-16 | 2005-08-09 | International Business Machines Corporation | Techniques for electrically characterizing tunnel junction film stacks with little or no processing |
KR100494472B1 (ko) * | 2002-12-31 | 2005-06-10 | 삼성전기주식회사 | 인쇄회로기판 기술을 이용한 미약자계 감지용 센서 및 그제조 방법 |
JP2005340573A (ja) * | 2004-05-28 | 2005-12-08 | Fujikura Ltd | 半導体素子、半導体装置、及び半導体素子の製造方法 |
JP2008502215A (ja) * | 2004-06-03 | 2008-01-24 | シリコン・ラボラトリーズ・インコーポレイテッド | スペクトル拡散アイソレータ |
US7091562B2 (en) * | 2004-08-13 | 2006-08-15 | Himax Technologies, Inc. | CMOS power sensor |
JP2006222351A (ja) | 2005-02-14 | 2006-08-24 | Seiko Instruments Inc | 半導体装置およびその製造方法 |
JP4561504B2 (ja) * | 2005-07-06 | 2010-10-13 | セイコーエプソン株式会社 | 終端抵抗を備えたインターフェース回路並びにそれを内蔵した集積回路装置及び電子機器 |
US7453142B2 (en) * | 2005-12-05 | 2008-11-18 | Texas Instruments Incorporated | System and method for implementing transformer on package substrate |
JP4585970B2 (ja) | 2006-01-05 | 2010-11-24 | Okiセミコンダクタ株式会社 | パルス幅変調装置 |
JP5019097B2 (ja) * | 2006-06-12 | 2012-09-05 | 株式会社村田製作所 | 電子部品の特性測定装置及び電子部品の特性値測定方法 |
US8427844B2 (en) * | 2006-08-28 | 2013-04-23 | Avago Technologies Ecbu Ip (Singapore) Pte. Ltd. | Widebody coil isolators |
JP4957495B2 (ja) * | 2007-10-03 | 2012-06-20 | 株式会社豊田自動織機 | 信号伝達回路 |
JP2009147564A (ja) * | 2007-12-12 | 2009-07-02 | Toyota Industries Corp | 信号伝達回路 |
JP2009147150A (ja) * | 2007-12-14 | 2009-07-02 | Nec Electronics Corp | 半導体装置 |
JP4528841B2 (ja) | 2008-03-12 | 2010-08-25 | 日立オートモティブシステムズ株式会社 | 電力変換装置 |
JP2009232052A (ja) * | 2008-03-21 | 2009-10-08 | Fuji Electric Device Technology Co Ltd | データ伝送装置 |
JP2009038956A (ja) | 2008-03-24 | 2009-02-19 | Sharp Corp | 出力制御装置 |
JP5303167B2 (ja) * | 2008-03-25 | 2013-10-02 | ローム株式会社 | スイッチ制御装置及びこれを用いたモータ駆動装置 |
JP2009244077A (ja) * | 2008-03-31 | 2009-10-22 | Nidec-Read Corp | 基板検査装置及びその方法 |
JP5253012B2 (ja) * | 2008-06-24 | 2013-07-31 | ローム株式会社 | パワー半導体の駆動回路装置およびそれに用いる信号伝達回路装置 |
DE102008054772B3 (de) * | 2008-12-16 | 2010-04-29 | Ihp Gmbh - Innovations For High Performance Microelectronics / Leibniz-Institut Für Innovative Mikroelektronik | Mixed-Signal Sendeschaltung für geschaltete Leistungsverstärker |
-
2010
- 2010-10-13 US US13/505,342 patent/US8947117B2/en active Active
- 2010-10-13 WO PCT/JP2010/067903 patent/WO2011055611A1/ja active Application Filing
- 2010-10-13 JP JP2011539323A patent/JP5611224B2/ja active Active
- 2010-10-13 CN CN201610096548.XA patent/CN105790744B/zh active Active
- 2010-10-13 CN CN201080060700.XA patent/CN102845037B/zh active Active
- 2010-10-13 EP EP10828171A patent/EP2498460A1/en not_active Withdrawn
-
2014
- 2014-09-02 JP JP2014177949A patent/JP5917632B2/ja active Active
- 2014-12-19 US US14/576,775 patent/US9632135B2/en active Active
-
2016
- 2016-04-06 JP JP2016076438A patent/JP6125690B2/ja active Active
-
2017
- 2017-03-20 US US15/463,121 patent/US10382035B2/en active Active
- 2017-04-05 JP JP2017075316A patent/JP6611752B2/ja active Active
-
2018
- 2018-09-10 JP JP2018168997A patent/JP6717899B2/ja active Active
-
2019
- 2019-07-11 US US16/508,682 patent/US11115020B2/en active Active
-
2021
- 2021-07-23 US US17/383,545 patent/US11658659B2/en active Active
-
2023
- 2023-04-14 US US18/300,511 patent/US20230253963A1/en active Pending
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2001085248A (ja) | 1999-09-17 | 2001-03-30 | Oki Electric Ind Co Ltd | トランス |
JP2003523147A (ja) * | 2000-02-14 | 2003-07-29 | アナログ デバイセス インコーポレーテッド | 分離バリアを通過して論理信号を送信するアイソレータ |
US7075329B2 (en) | 2003-04-30 | 2006-07-11 | Analog Devices, Inc. | Signal isolators using micro-transformers |
JP2007123650A (ja) | 2005-10-31 | 2007-05-17 | Matsushita Electric Works Ltd | 半導体装置 |
JP2009188621A (ja) * | 2008-02-05 | 2009-08-20 | Toshiba Corp | 集積回路装置およびその製造方法 |
Cited By (28)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2015092607A (ja) * | 2011-09-27 | 2015-05-14 | インフィネオン テクノロジーズ アーゲーInfineon Technologies Ag | 保護リングを備えた半導体構造 |
US20130075861A1 (en) * | 2011-09-27 | 2013-03-28 | Infineon Technologies Ag | Semiconductor structure including guard ring |
JP2013149940A (ja) * | 2011-09-27 | 2013-08-01 | Infineon Technologies Ag | 保護リングを備えた半導体構造 |
US20130075859A1 (en) * | 2011-09-27 | 2013-03-28 | Martin Kerber | Semiconductor structure including guard ring |
US8716832B2 (en) * | 2011-09-27 | 2014-05-06 | Infineon Technologies Ag | Semiconductor structure including guard ring |
US9048019B2 (en) | 2011-09-27 | 2015-06-02 | Infineon Technologies Ag | Semiconductor structure including guard ring |
JP2014007502A (ja) * | 2012-06-22 | 2014-01-16 | Rohm Co Ltd | 信号伝達回路、集積回路およびそれを含む電気機器 |
JP2014078859A (ja) * | 2012-10-11 | 2014-05-01 | Fuji Electric Co Ltd | 信号伝送装置およびスイッチング電源装置 |
US9502954B2 (en) | 2013-03-20 | 2016-11-22 | Mitsubishi Electric Corporation | Signal transmission circuit and power conversion device equipped with same |
JP2015015697A (ja) * | 2013-06-07 | 2015-01-22 | ローム株式会社 | 信号伝達装置 |
JP2023003423A (ja) * | 2013-11-13 | 2023-01-11 | ローム株式会社 | 半導体装置 |
JP7423717B2 (ja) | 2013-11-13 | 2024-01-29 | ローム株式会社 | 半導体装置 |
WO2016117410A1 (ja) * | 2015-01-20 | 2016-07-28 | 三菱電機株式会社 | 信号伝達装置 |
JPWO2016117410A1 (ja) * | 2015-01-20 | 2017-09-07 | 三菱電機株式会社 | 信号伝達装置 |
JP2018014549A (ja) * | 2016-07-19 | 2018-01-25 | ローム株式会社 | 信号伝達回路及び車両 |
JP2018061080A (ja) * | 2016-10-03 | 2018-04-12 | サンケン電気株式会社 | パワー半導体駆動回路装置 |
WO2018134920A1 (ja) * | 2017-01-18 | 2018-07-26 | 三菱電機株式会社 | アイソレータ回路 |
JPWO2018134920A1 (ja) * | 2017-01-18 | 2019-11-07 | 三菱電機株式会社 | アイソレータ回路 |
JP2018196227A (ja) * | 2017-05-16 | 2018-12-06 | 株式会社デンソー | 車載高電圧電気装置 |
WO2018211819A1 (ja) * | 2017-05-16 | 2018-11-22 | 株式会社デンソー | 車載高電圧電気装置 |
JP2020010085A (ja) * | 2018-07-03 | 2020-01-16 | ローム株式会社 | 信号伝達装置 |
JP2020088562A (ja) * | 2018-11-22 | 2020-06-04 | キヤノン株式会社 | 受信装置、通信システムおよび受信装置の制御方法 |
JP7341653B2 (ja) | 2018-11-22 | 2023-09-11 | キヤノン株式会社 | 受信装置、通信システムおよび受信装置の制御方法 |
JP2021061466A (ja) * | 2019-10-03 | 2021-04-15 | 日置電機株式会社 | 信号読取システム |
WO2022018959A1 (ja) * | 2020-07-20 | 2022-01-27 | ローム株式会社 | 信号伝達装置、電子機器、車両 |
JP7019107B1 (ja) * | 2021-03-08 | 2022-02-14 | 三菱電機株式会社 | 信号絶縁回路 |
DE112022000664T5 (de) | 2021-03-16 | 2023-12-14 | Rohm Co., Ltd. | Isolierter gate-treiber, traktionswechselrichter und elektrofahrzeug |
WO2023112492A1 (ja) * | 2021-12-16 | 2023-06-22 | ローム株式会社 | 信号伝達装置、電子機器 |
Also Published As
Publication number | Publication date |
---|---|
EP2498460A1 (en) | 2012-09-12 |
US20190334522A1 (en) | 2019-10-31 |
JP2018207127A (ja) | 2018-12-27 |
US20150137843A1 (en) | 2015-05-21 |
JP6611752B2 (ja) | 2019-11-27 |
JP2016181898A (ja) | 2016-10-13 |
JP6717899B2 (ja) | 2020-07-08 |
CN105790744B (zh) | 2019-09-03 |
CN105790744A (zh) | 2016-07-20 |
US11658659B2 (en) | 2023-05-23 |
JP5611224B2 (ja) | 2014-10-22 |
CN102845037B (zh) | 2016-03-16 |
CN102845037A (zh) | 2012-12-26 |
US20120212251A1 (en) | 2012-08-23 |
JP6125690B2 (ja) | 2017-05-10 |
US20230253963A1 (en) | 2023-08-10 |
US20210351772A1 (en) | 2021-11-11 |
US20200313671A9 (en) | 2020-10-01 |
JP2017188903A (ja) | 2017-10-12 |
JP2015038989A (ja) | 2015-02-26 |
JP5917632B2 (ja) | 2016-05-18 |
US9632135B2 (en) | 2017-04-25 |
US20170194959A1 (en) | 2017-07-06 |
JPWO2011055611A1 (ja) | 2013-03-28 |
US11115020B2 (en) | 2021-09-07 |
US10382035B2 (en) | 2019-08-13 |
US8947117B2 (en) | 2015-02-03 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP6611752B2 (ja) | 信号伝達回路装置、半導体装置とその検査方法及び検査装置、並びに、信号伝達装置及びこれを用いたモータ駆動装置 | |
JP5926003B2 (ja) | 信号伝達装置及びこれを用いたモータ駆動装置 | |
JP5303167B2 (ja) | スイッチ制御装置及びこれを用いたモータ駆動装置 | |
US8040161B2 (en) | Drive circuit device for a power semiconductor, and signal transfer circuit device for use therein | |
Shi et al. | Short-circuit protection of 1200V SiC MOSFET T-type module in PV inverter application | |
US20220311433A1 (en) | Galvanic isolated gate driver based on a transformer used for both power transfer from primary to secondary coil and data transmission | |
US11733275B2 (en) | Zero-crossing detection circuit | |
JP4531500B2 (ja) | 半導体装置および半導体装置モジュール | |
US10170978B1 (en) | Signal transmission circuit | |
JP6107434B2 (ja) | 駆動装置及び電力変換装置 | |
CN116158003A (zh) | 具有集成pwm互锁保护的多通道数字隔离器 | |
EP4106194A1 (en) | Fault protection testing in a high-power switching system | |
US20230238963A1 (en) | Transmission circuit | |
KR20160111863A (ko) | 전송기 회로, 반도체 장치 및 데이터 전송 방법 | |
US8054659B2 (en) | Power supply with reduced switching losses by blocking a feedback comparator's control signal |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WWE | Wipo information: entry into national phase |
Ref document number: 201080060700.X Country of ref document: CN |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 10828171 Country of ref document: EP Kind code of ref document: A1 |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2011539323 Country of ref document: JP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2010828171 Country of ref document: EP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 13505342 Country of ref document: US |
|
NENP | Non-entry into the national phase |
Ref country code: DE |