WO2011020122A1 - Heterojunction oxide non-volatile memory device - Google Patents
Heterojunction oxide non-volatile memory device Download PDFInfo
- Publication number
- WO2011020122A1 WO2011020122A1 PCT/US2010/045667 US2010045667W WO2011020122A1 WO 2011020122 A1 WO2011020122 A1 WO 2011020122A1 US 2010045667 W US2010045667 W US 2010045667W WO 2011020122 A1 WO2011020122 A1 WO 2011020122A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- metal oxide
- oxide layer
- state
- memory device
- metal
- Prior art date
Links
- 229910044991 metal oxide Inorganic materials 0.000 claims abstract description 88
- 150000004706 metal oxides Chemical class 0.000 claims abstract description 88
- 229910052751 metal Inorganic materials 0.000 claims abstract description 45
- 239000002184 metal Substances 0.000 claims abstract description 45
- 230000015572 biosynthetic process Effects 0.000 claims abstract description 23
- 230000001066 destructive effect Effects 0.000 claims description 7
- PNEYBMLMFCGWSK-UHFFFAOYSA-N aluminium oxide Inorganic materials [O-2].[O-2].[O-2].[Al+3].[Al+3] PNEYBMLMFCGWSK-UHFFFAOYSA-N 0.000 claims 3
- GWEVSGVZZGPLCZ-UHFFFAOYSA-N Titan oxide Chemical compound O=[Ti]=O GWEVSGVZZGPLCZ-UHFFFAOYSA-N 0.000 claims 2
- GNRSAWUEBMWBQH-UHFFFAOYSA-N nickel(II) oxide Inorganic materials [Ni]=O GNRSAWUEBMWBQH-UHFFFAOYSA-N 0.000 claims 1
- PBCFLUZVCVVTBY-UHFFFAOYSA-N tantalum pentoxide Inorganic materials O=[Ta](=O)O[Ta](=O)=O PBCFLUZVCVVTBY-UHFFFAOYSA-N 0.000 claims 1
- ZNOKGRXACCSDPY-UHFFFAOYSA-N tungsten(VI) oxide Inorganic materials O=[W](=O)=O ZNOKGRXACCSDPY-UHFFFAOYSA-N 0.000 claims 1
- 230000015654 memory Effects 0.000 description 26
- 230000003647 oxidation Effects 0.000 description 12
- 238000007254 oxidation reaction Methods 0.000 description 12
- 238000000034 method Methods 0.000 description 9
- BASFCYQUMIYNBI-UHFFFAOYSA-N platinum Chemical compound [Pt] BASFCYQUMIYNBI-UHFFFAOYSA-N 0.000 description 9
- 238000010586 diagram Methods 0.000 description 8
- 239000004065 semiconductor Substances 0.000 description 7
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 4
- 229910052697 platinum Inorganic materials 0.000 description 4
- 229910052710 silicon Inorganic materials 0.000 description 4
- 239000010703 silicon Substances 0.000 description 4
- 229910052782 aluminium Inorganic materials 0.000 description 3
- 239000000463 material Substances 0.000 description 3
- 229910052715 tantalum Inorganic materials 0.000 description 3
- 229910052719 titanium Inorganic materials 0.000 description 3
- 239000010936 titanium Substances 0.000 description 3
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 2
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 2
- 230000004888 barrier function Effects 0.000 description 2
- 230000008901 benefit Effects 0.000 description 2
- 230000003292 diminished effect Effects 0.000 description 2
- 238000000635 electron micrograph Methods 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 229910052737 gold Inorganic materials 0.000 description 2
- 239000010931 gold Substances 0.000 description 2
- 125000005842 heteroatom Chemical group 0.000 description 2
- 150000002739 metals Chemical class 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 230000008569 process Effects 0.000 description 2
- 229910052709 silver Inorganic materials 0.000 description 2
- 238000004544 sputter deposition Methods 0.000 description 2
- GUVRBAGPIYLISA-UHFFFAOYSA-N tantalum atom Chemical compound [Ta] GUVRBAGPIYLISA-UHFFFAOYSA-N 0.000 description 2
- 241000206607 Porphyra umbilicalis Species 0.000 description 1
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 description 1
- 238000003917 TEM image Methods 0.000 description 1
- ZGDMLJRSIWVGIF-UHFFFAOYSA-N calcium manganese(2+) oxygen(2-) praseodymium(3+) Chemical compound [O-2].[Mn+2].[Ca+2].[Pr+3] ZGDMLJRSIWVGIF-UHFFFAOYSA-N 0.000 description 1
- 230000003467 diminishing effect Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 230000005012 migration Effects 0.000 description 1
- 238000013508 migration Methods 0.000 description 1
- QGLKJKCYBOYXKC-UHFFFAOYSA-N nonaoxidotritungsten Chemical compound O=[W]1(=O)O[W](=O)(=O)O[W](=O)(=O)O1 QGLKJKCYBOYXKC-UHFFFAOYSA-N 0.000 description 1
- 229910052760 oxygen Inorganic materials 0.000 description 1
- 239000001301 oxygen Substances 0.000 description 1
- -1 oxygen ion Chemical class 0.000 description 1
- 238000012545 processing Methods 0.000 description 1
- 230000002250 progressing effect Effects 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 230000000284 resting effect Effects 0.000 description 1
- 238000012552 review Methods 0.000 description 1
- 239000004332 silver Substances 0.000 description 1
- 239000010944 silver (metal) Substances 0.000 description 1
- 239000007787 solid Substances 0.000 description 1
- 230000002269 spontaneous effect Effects 0.000 description 1
- 238000012360 testing method Methods 0.000 description 1
- 230000007704 transition Effects 0.000 description 1
- 229910001930 tungsten oxide Inorganic materials 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/20—Multistable switching devices, e.g. memristors
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/56—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency
- G11C11/5685—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency using storage elements comprising metal oxide memory material, e.g. perovskites
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
- G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
- G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
- G11C13/0007—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements comprising metal oxide memory material, e.g. perovskites
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
- G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
- G11C13/0021—Auxiliary circuits
- G11C13/0023—Address circuits or decoders
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
- G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
- G11C13/0021—Auxiliary circuits
- G11C13/004—Reading or sensing circuits or methods
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
- G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
- G11C13/0021—Auxiliary circuits
- G11C13/0069—Writing or programming circuits or methods
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
- G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
- G11C13/0021—Auxiliary circuits
- G11C13/0097—Erasing, e.g. resetting, circuits or methods
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B63/00—Resistance change memory devices, e.g. resistive RAM [ReRAM] devices
- H10B63/80—Arrangements comprising multiple bistable or multi-stable switching components of the same type on a plane parallel to the substrate, e.g. cross-point arrays
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/011—Manufacture or treatment of multistable switching devices
- H10N70/021—Formation of switching materials, e.g. deposition of layers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/011—Manufacture or treatment of multistable switching devices
- H10N70/021—Formation of switching materials, e.g. deposition of layers
- H10N70/026—Formation of switching materials, e.g. deposition of layers by physical vapor deposition, e.g. sputtering
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/011—Manufacture or treatment of multistable switching devices
- H10N70/021—Formation of switching materials, e.g. deposition of layers
- H10N70/028—Formation of switching materials, e.g. deposition of layers by conversion of electrode material, e.g. oxidation
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/20—Multistable switching devices, e.g. memristors
- H10N70/24—Multistable switching devices, e.g. memristors based on migration or redistribution of ionic species, e.g. anions, vacancies
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/801—Constructional details of multistable switching devices
- H10N70/821—Device geometry
- H10N70/826—Device geometry adapted for essentially vertical current flow, e.g. sandwich or pillar type devices
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/801—Constructional details of multistable switching devices
- H10N70/881—Switching materials
- H10N70/883—Oxides or nitrides
- H10N70/8833—Binary metal oxides, e.g. TaOx
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/801—Constructional details of multistable switching devices
- H10N70/881—Switching materials
- H10N70/883—Oxides or nitrides
- H10N70/8836—Complex metal oxides, e.g. perovskites, spinels
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C2213/00—Indexing scheme relating to G11C13/00 for features not covered by this group
- G11C2213/30—Resistive cell, memory material aspects
- G11C2213/31—Material having complex metal oxide, e.g. perovskite structure
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C2213/00—Indexing scheme relating to G11C13/00 for features not covered by this group
- G11C2213/30—Resistive cell, memory material aspects
- G11C2213/32—Material having simple binary metal oxide structure
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C2213/00—Indexing scheme relating to G11C13/00 for features not covered by this group
- G11C2213/70—Resistive array aspects
- G11C2213/77—Array wherein the memory element being directly connected to the bit lines and word lines without any access device being used
Definitions
- the present invention relates generally to memory devices, and more particularly to a memory device that includes hetero junction oxide material.
- Disk drives have been the dominant prime storage in terms of peak capacity, because storing individual domains (magnetic transition sites) on the disk drives unlike semiconductor memory cells disk memory sites do not require connections to get in and out of those domains.
- semiconductor resolutions apply feature geometries with 90 nanometer feature resolutions progressing to 45 and 25 nanometer feature size sizes, with these feature capabilities, the memory cell size and chip capacity equation changes, furthermore, certain semiconductor memory technologies have applied a principal of geometric redundancy, where a multiple of data bits may be stored in a single cell. This property of a memory cell to support a multiple of values is sometimes referred to as its dynamic range. To date the for memory cells have abilities to support a dynamic range anywhere between 1 and 4 bits, gives you multiples of storage per memory cell.
- Flash memory is hit the proverbial wall in increasing data capacity per unit cost, as the quantum limit is approached.
- Flash memory But another issue with Flash memory is its limitations in write speeds. In order to compete with disk drive performance, the memory cells word structure is configured to switch in parallel. Another issue is the number of write cycle limitations the cell will tolerate before it permanently fails. Prior to the substantial reduction in cell size, it was approximately in the range of one million, however, as the foundry feature size resolutions reduced in size, rewrite cycle diminished to approximatelyl 00,000 write cycles. For most non-prime storage applications that may be practical. However, for SRAM and DRAM applications where you're actually exchanging data at substantial repetition rates, several times per microsecond.
- a memory device comprises a first metal laver and a first metal oxide layer coupled to the first metal layer.
- the memory device includes a second metal oxide layer coupled to the first metal oxide layer and a second metal layer coupled to the second metal oxide layer.
- the formation of the first metal oxide layer has a Gibbs free energy that is lower than the Gibbs free energy for the formation of the second metal oxide layer.
- Figure 1 illustrates a memory device in accordance with an embodiment.
- Figure 2 is a graph showing resistance versus the Gibbs free energy for various metals.
- Figure 3 is a graph showing current versus voltage loop for memory devices in accordance with embodiments.
- Figure 4 is a graph showing hysteresis loops for the two types of memory devices.
- FIG. 5 illustrates the classification of PCMO devices in accordance with embodiments.
- Figure 6 illustrates the characteristics of the PCMO devices of Figure 5.
- Figure 7A illustrates providing the metal 2 on a silicon surface.
- Figure 7B illustrates sputtering metal 2 oxide onto the metal 2 surface.
- Figure 7C illustrates metal oxide 1 forming spontaneously by providing metal 1 of the right energy level on the metal 2 oxide.
- Figure 7C illustrates the metal oxide 1 sputtered on to the metal oxide 2 surface, and an inert metal is provided on top of the metal 2 oxide.
- Figure 8 illustrates the operation of a switchable resistor that has a clockwise hysteresis of current versus voltage and a switchable resistor that has a counter clockwise hysteresis of current to voltage.
- Figure 9 is a diagram of a back to back switching resistor in accordance with an embodiment.
- Figure 10 is a diagram of the operation a tri-state back-to-back switching resistor device.
- Figure 1 1 illustrate first method for addressing the tri-states of the back to back switching device of Figure 10.
- Figure 12 is a diagram illustrating identifying the OO state vs. 01 , 10 state (nondestructive read).
- Figure 13 is a diagram illustrating identifying a 10 state vs. an 01 state (destructive read, need to reinstall the state after read).
- Figure 14 illustrates addressing single cell of an array in accordance with an embodiment.
- Figure 15 illustrates creating asymmetry in the device to eliminate the need for resetting the device.
- the present invention relates generally to memory devices, and more particularly to a memory device that includes a heterojunction oxide material.
- the following description is presented to enable one of ordinary skill in the art to make and use the invention and is provided in the context of a patent application and its requirements. Various modifications to the preferred embodiments and the generic principles and features described herein will be readily apparent to those skilled in the art. Thus, the present invention is not intended to be limited to the embodiments shown, but is to be accorded the widest scope consistent with the principles and features described herein.
- the present invention is directed to a memory device.
- the memory device can be utilized in a variety of applications from a free standing nonvolatile memory to an embedded device in a variety of applications. These applications include but are not limited to embedded memory used in a wide range of SOC (system on chip), switches in programmable or configurable ASIC, solid state drive used in computers and servers, memory sticks used in mobile electronics like camera, cell phone, ipod etc.,
- the memory device comprises a first metal layer and a first metal oxide layer coupled to the first metal layer.
- the memory device includes a second metal oxide layer coupled to the first metal oxide layer and a second metal layer coupled to the second metal oxide layer. These metal and metal oxide layers can be of a variety of types and their use will be within the spirit and scope of the present invention.
- the embodiments disclosed herein will include PCMO as one of the metal oxide layers. It is well understood by one of ordinary skill in the art that the present invention should not be limited to this metal oxide layer or any other layer disclosed herein.
- the key element is that the formation of the first metal oxide layer has a Gibbs free energy that is lower than the Gibbs free energy for the formation of the second metal oxide layer.
- Figure 1 a is an illustration of a memory device 10 which includes a Platinum (Pt) bottom electrode 16, which in turn is coupled to a Praseodymium Calcium Manganese Oxide (PCMO) layer 14 which in turn is coupled to a top electrode 12 which is made of a metal.
- PCMO Praseodymium Calcium Manganese Oxide
- the top electrode metal 12 will spontaneously form a thin metal oxide 18 at the interface as shown in Fig 1 b.
- the first metal oxide layer is preferably thinner than the second oxide layer.
- the second metal oxide layer in this case PCMO
- the second metal oxide layer is twenty to fifty times thicker than the first metal oxide layer.
- the thickness of the first metal oxide layer is in the range of ten to fifty angstroms, and the thickness of the PCMO is 500 to 1000 angstroms.
- FIG 2 what is shown is a graph showing resistance versus the Gibbs free energy free energy for various top metals coupled to PCMO, which is in turn coupled to a Pt bottom electrode.
- elements such as gold, silver, and platinum, which have a higher oxidation Gibbs free energy than PCMO, will not spontaneously form oxide at the contact with the PCMO.
- aluminum, titanium, and tantalum have a lower oxidation Gibbs free energy (more negative) than PCMO which allows for a spontaneously forming metal oxide upon contact there between.
- Figure 3 is a set of
- Electron micrographs 104-106 all illustrate the formation of a metal oxide when aluminum, titanium and tantalum respectively are interfaced with PCMO.
- Figure 4 shows a method to classify various as-made "metal-PCMO- metal” devices into two types based on the relative value of the oxidation Gibbs free energy of the metal with relative to the oxidation Gibbs free energy of PCMO.
- both the top and bottom metal electrode have a higher oxidation Gibbs free energy than the oxidation free energy of PCMO.
- the device structure is metal-PCMO-metal or M/PCMO/M.
- one of the metal electrode (top electrode) has a lower oxidation Gibbs free energy than the Gibbs free energy of PCMO.
- a Type-ll device is a hetero junction metal oxide device.
- the above rule of using the relative values of the oxidation free energy with respect to a base metal-oxide material can be generalized to any metal oxide.
- Al, Ta and Ti can form TYPE-II device with a Tungsten Oxide which is coupled to Pt, Au or Ag as indicated in Figure 2.
- FIG. 5 shows that the above type- 1 and type-ll devices yield different current-voltage (I-V) hysteresis curves.
- a type-l device (202a, 202b and 202c yields a counter clock wise (CCW) hysteresis loop, while a type-ll device (204a, 204b and 204c) yields a clock wise hysteresis loop.
- the hysteresis loop of the type-ll device is considerably larger than the hysteresis loop of type-l devices.
- the CCW loop and CW loop will be swapped if the polarity of the bias is interchanged.
- PCMO and metal-oxide are switchable resistors and a voltage with the correct polarity and amplitude can cause the resistor to switch from a low resistive state (LRS) to a high resistive state (HRS) (RESET), or from a HRS to a LRS (SET).
- LRS low resistive state
- HRS high resistive state
- SET low resistive state
- the lower oxidation Gibbs free energy will result in a more stable oxide structure which has a much higher resistance in HRS than the resistance of PCMO in HRS.
- the metal oxide layer is much thinner than PCMO and its resistance at LRS is comparable to the resistance of PCMO at HRS. This feature is quite important.
- Fi ⁇ ure 6 illustrates the characteristics of each of these types of devices. As is seen although both types can be utilized as memory devices the type 2 device is more effective and has better characteristics.
- the key element is that the formation of the first metal oxide layer has a Gibbs free energy that is lower than the Gibbs free energy for the formation of the second metal oxide layer. In so doing the two metal oxide layers provide a heterojunction that allows for the continual setting and resting of the device.
- Figure 7A-7C illustrates the process of producing such a device.
- Figure 7a illustrates providing the metal 2 on a silicon surface.
- Figure 7B illustrates sputtering metal oxide 2 onto the metal 2 surface.
- the next step is one of two alternative processes. Firstly, as seen in Figure 7C, metal oxide 1 is formed spontaneously by providing metal 1 on the metal oxide - 2, where the metal-1 has a lower oxidation free energy than that of metal - 2 so that metal oxide -1 can be form spontaneously between metal 1 and metal oxide 2. As an alternative as shown in Figure 7C ⁇ the metal oxide 1 is sputtered on to the metal oxide 2 surface, and an inert metal is provided on top of the metal 1 oxide.
- a heterojunction oxide non-memory device can be provided that has characteristics that are significantly better than existing devices.
- the heterojunction switchabie resistor can be used to construct high density memory array. Since it is a bipolar device, in general, it requires a transistor circuit to address (select, set, reset and read) individual device as in many prior arts. In a system in accordance with the present invention, back to back resistive devices are utilized to eliminate the need of the transistor circuit. This type of memory system will use less power, and fewer processing steps than conventional memory systems. More importantly it allows an easy way for form a multi stack memory eel! that further improves the cell density per unit source area.
- Figure 8 illustrates a switchabie resistor 302 that has an idealized clockwise hysteresis of current versus voltage (I-V) 306 and a switchabie resistor 304 that has an idealized counter clockwise I-V hysteresis 308.
- CW and CCW switching resistors 302 and 304 can be type-ll and type-l device shown in Figure 5 by the choice of the top metal electrode. They can also be constructed by using the same type device with top and bottom electrode reversed. In the ' " ' rill use the idealized I-V characteristics to illustrate an embodiment of a switching resistor device. It is clear to hysteresis one of ordinary skill in the art that a real device will have I-V curve that differs from the ideal ones used here. However, the principle remains valid even with a real device I-V
- Figure 9 is a diagram of a back to back switching device 320 in
- the I-V characteristics is due to the fact that when one resistor is switching from HRS to LRS, the other resistor is switching from LRS to HRS.
- a switching voltage between the threshold voltages Va and Vb (with in positive side or negative side)
- both resistors 302 and 304 can be switched into LRS.
- Figure 10 shows that back-to-back switching device 320'can give rise to a tri-state.
- resistor 302' or 304' is in HRS
- the device 320 is in HRS. So there are two HRS, 01 or 10 state.
- both resistors are in LRS, the device is in LRS, or 00 state.
- the table 408 in Figure 1 1 illustrates a method for addressing the tri- states of the back to back switching device 320 of Figure 10.
- 00 state can be set to 01 or 10 state and vise versa.
- Figure 12 is a diagram illustrating a method to identify the 00 state 502 vs. 01 , 10 state 504.
- the read voltage is within the two lower threshold voltage (Va- ⁇ V ⁇ Va+), therefore the device will remain in the original state. This is a nondestructive read.
- the nondestructive read can only differentiate the 00 state (LRS) from either the 01 or 10 state (HRS state).
- LRS 00 state
- the polarity of the switching voltage Vb- ⁇ V ⁇ Va- or Va+ ⁇ V ⁇ Vb+
- Vb- ⁇ V ⁇ Va- or Va+ ⁇ V ⁇ Vb+ needs to be tested that cause the switching of HRS resistor to LRS. Since this is a destructive read, an additional pulse is needed to reset the device to the initial state before the destructive read.
- Figure 13 is a diagram illustrating a method for identifying a 10 state vs. an 01 state. It is readily apparent to one of ordinary skill in the art that many other voltage pulses and sequences can be generated to read the tri-state.
- the addressable and readable tri-state of a back-to-back switching resistor device can be used to create a memory array that avoid the need of an active transistor circuit to perform the select and set/reset and read.
- 01 and 10 states are two addressable and distinguishable HRS, they can be assigned to be the 0 or 1 state of a memory cell. Since both 0 and 1 state have high resistance, the system should have very low leakage current.
- a positive or negative voltage greater than Vb+ or smaller than Vb- can set the device to 1 or rest the device to 0 state as shown in the table fo Figure 1 1 .
- For read operation perform a test pulse to set the cell to 00 state and from the polarity of the bias to extract the 10 or 01 state. Note that the original state needs to be reinstalled after the read operation.
- Figure 14 illustrates a diagram of biasing patterns that can fulfill this requirement when addressing single cell of an array in accordance with an embodiment.
Landscapes
- Engineering & Computer Science (AREA)
- Chemical & Material Sciences (AREA)
- Materials Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Semiconductor Memories (AREA)
Abstract
Description
Claims
Priority Applications (9)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2012507481A JP2012525016A (en) | 2009-08-14 | 2010-08-16 | Heterojunction oxide nonvolatile memory device |
KR1020117023456A KR101392662B1 (en) | 2009-08-14 | 2010-08-16 | Heterojunction oxide non-volatile memory device |
CN201080015470.5A CN102365746B (en) | 2009-08-14 | 2010-08-16 | Heterojunction oxide non-volatile memory device |
EP10808880.8A EP2465140A4 (en) | 2009-08-14 | 2010-08-16 | Heterojunction oxide non-volatile memory device |
US13/396,404 US8698120B2 (en) | 2009-08-14 | 2012-02-14 | Heterojunction oxide non-volatile memory device |
US13/456,378 US8378345B2 (en) | 2009-08-14 | 2012-04-26 | Heterojunction oxide non-volatile memory device |
US14/186,273 US9293201B2 (en) | 2009-08-14 | 2014-02-21 | Heterojunction oxide non-volatile memory devices |
US14/874,152 US9520559B2 (en) | 2009-08-14 | 2015-10-02 | Heterojunction oxide non-volatile memory device |
US15/367,902 US10003020B2 (en) | 2009-08-14 | 2016-12-02 | Heterojunction oxide non-volatile memory device |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US23418309P | 2009-08-14 | 2009-08-14 | |
US61/234,183 | 2009-08-14 |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/396,404 Continuation US8698120B2 (en) | 2009-08-14 | 2012-02-14 | Heterojunction oxide non-volatile memory device |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2011020122A1 true WO2011020122A1 (en) | 2011-02-17 |
Family
ID=43586554
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2010/045667 WO2011020122A1 (en) | 2009-08-14 | 2010-08-16 | Heterojunction oxide non-volatile memory device |
Country Status (6)
Country | Link |
---|---|
US (5) | US8698120B2 (en) |
EP (1) | EP2465140A4 (en) |
JP (1) | JP2012525016A (en) |
KR (1) | KR101392662B1 (en) |
CN (1) | CN102365746B (en) |
WO (1) | WO2011020122A1 (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2012243826A (en) * | 2011-05-16 | 2012-12-10 | Toshiba Corp | Non-volatile storage |
WO2013006376A2 (en) * | 2011-07-01 | 2013-01-10 | Micron Technology, Inc. | Multilevel mixed valence oxide (mvo) memory |
US8378345B2 (en) * | 2009-08-14 | 2013-02-19 | 4D-S Pty, Ltd | Heterojunction oxide non-volatile memory device |
US8841645B2 (en) | 2011-03-25 | 2014-09-23 | Micron Technology, Inc. | Multi-level memory cell |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20140054531A1 (en) * | 2012-08-24 | 2014-02-27 | Intermolecular, Inc. | Defect enhancement of a switching layer in a nonvolatile resistive memory element |
CN103117359B (en) | 2013-02-07 | 2015-04-15 | 北京大学 | High-reliability nonvolatile memory and preparation method thereof |
US20140269007A1 (en) * | 2013-03-15 | 2014-09-18 | 4D-S, Ltd. | Complementary metal oxide or metal nitride heterojunction memory devices with asymmetric hysteresis property |
JP2020009937A (en) | 2018-07-10 | 2020-01-16 | キオクシア株式会社 | Memory device |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040159869A1 (en) * | 2002-08-02 | 2004-08-19 | Unity Semiconductor Corporation | Memory array with high temperature wiring |
US6965137B2 (en) * | 2002-08-02 | 2005-11-15 | Unity Semiconductor Corporation | Multi-layer conductive memory device |
US20090026434A1 (en) * | 2007-07-25 | 2009-01-29 | Malhotra Sandra G | Nonvolatile memory elements |
Family Cites Families (37)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6373743B1 (en) | 1999-08-30 | 2002-04-16 | Symetrix Corporation | Ferroelectric memory and method of operating same |
US6366489B1 (en) | 2000-08-31 | 2002-04-02 | Micron Technology, Inc. | Bi-state ferroelectric memory devices, uses and operation |
US7071008B2 (en) * | 2002-08-02 | 2006-07-04 | Unity Semiconductor Corporation | Multi-resistive state material that uses dopants |
US6977402B2 (en) | 2003-03-25 | 2005-12-20 | Sanyo Electric Co., Ltd. | Memory device having storage part and thin-film part |
WO2005086627A2 (en) * | 2003-12-03 | 2005-09-22 | The Regents Of The University Of California | Three-terminal electrical bistable devices |
US9218901B2 (en) | 2004-01-13 | 2015-12-22 | Board Of Regents, University Of Houston | Two terminal multi-layer thin film resistance switching device with a diffusion barrier and methods thereof |
US7060586B2 (en) * | 2004-04-30 | 2006-06-13 | Sharp Laboratories Of America, Inc. | PCMO thin film with resistance random access memory (RRAM) characteristics |
TWI277207B (en) * | 2004-10-08 | 2007-03-21 | Ind Tech Res Inst | Multilevel phase-change memory, operating method and manufacture method thereof |
JP2006108645A (en) * | 2004-10-08 | 2006-04-20 | Ind Technol Res Inst | Multilevel phase change memory, method of operating the same, and method of manufacturing the same |
JP4575837B2 (en) * | 2005-05-19 | 2010-11-04 | シャープ株式会社 | Nonvolatile memory element and manufacturing method thereof |
US7233520B2 (en) | 2005-07-08 | 2007-06-19 | Micron Technology, Inc. | Process for erasing chalcogenide variable resistance memory bits |
US20070034850A1 (en) | 2005-08-09 | 2007-02-15 | Ovonyx, Inc. | Chalcogenide devices incorporating chalcogenide materials having reduced germanium or telluruim content |
WO2007026509A1 (en) * | 2005-08-29 | 2007-03-08 | Sharp Kabushiki Kaisha | Variable resistance element and method for producing same |
US7666526B2 (en) * | 2005-11-30 | 2010-02-23 | The Trustees Of The University Of Pennsylvania | Non-volatile resistance-switching oxide thin film devices |
US20070218665A1 (en) * | 2006-03-15 | 2007-09-20 | Marvell International Ltd. | Cross-point memory array |
JP2008021750A (en) * | 2006-07-11 | 2008-01-31 | Matsushita Electric Ind Co Ltd | Resistance change element, method for manufacturing the same, and resistance change memory using the same element |
JP4629628B2 (en) | 2006-07-28 | 2011-02-09 | 株式会社東海理化電機製作所 | Shift device |
JP5010891B2 (en) | 2006-10-16 | 2012-08-29 | 富士通株式会社 | Variable resistance element |
US7778063B2 (en) | 2006-11-08 | 2010-08-17 | Symetrix Corporation | Non-volatile resistance switching memories and methods of making same |
US7872900B2 (en) * | 2006-11-08 | 2011-01-18 | Symetrix Corporation | Correlated electron memory |
JP4967176B2 (en) * | 2007-05-10 | 2012-07-04 | シャープ株式会社 | Variable resistance element, method of manufacturing the same, and nonvolatile semiconductor memory device |
JP5332149B2 (en) | 2007-08-20 | 2013-11-06 | 富士通株式会社 | Resistance change element, resistance change memory and manufacturing method thereof |
JP2009135370A (en) * | 2007-12-03 | 2009-06-18 | Panasonic Corp | Nonvolatile memory element and method of manufacturing the same, and nonvolatile semiconductor device using the same |
JP5198146B2 (en) | 2008-05-22 | 2013-05-15 | 株式会社東芝 | Nonvolatile memory device |
US8519376B2 (en) | 2008-10-27 | 2013-08-27 | Seagate Technology Llc | Nonvolatile resistive memory devices |
US8227783B2 (en) | 2009-07-13 | 2012-07-24 | Seagate Technology Llc | Non-volatile resistive sense memory with praseodymium calcium manganese oxide |
WO2011020122A1 (en) | 2009-08-14 | 2011-02-17 | 4D-S Pty Ltd. | Heterojunction oxide non-volatile memory device |
US9634247B2 (en) * | 2009-08-14 | 2017-04-25 | 4D-S Ltd. | Complementary metal oxide heterojunction memory devices and methods related thereto |
US8045364B2 (en) | 2009-12-18 | 2011-10-25 | Unity Semiconductor Corporation | Non-volatile memory device ion barrier |
US20120195098A1 (en) | 2010-03-29 | 2012-08-02 | 4D-S Pty Ltd. | Method and system for utilizing perovskite material for charge storage and as a dielectric |
US8207519B2 (en) | 2010-04-19 | 2012-06-26 | Hewlett-Packard Development Company, L.P. | Ionic-modulated dopant profile control in nanoscale switching devices |
JP2012243826A (en) | 2011-05-16 | 2012-12-10 | Toshiba Corp | Non-volatile storage |
US8891276B2 (en) | 2011-06-10 | 2014-11-18 | Unity Semiconductor Corporation | Memory array with local bitlines and local-to-global bitline pass gates and gain stages |
JP2013157469A (en) | 2012-01-30 | 2013-08-15 | Sharp Corp | Variable resistive element, and nonvolatile semiconductor storage device |
WO2014062859A1 (en) | 2012-10-16 | 2014-04-24 | Audiologicall, Ltd. | Audio signal manipulation for speech enhancement before sound reproduction |
US20140206138A1 (en) * | 2013-01-23 | 2014-07-24 | 4Ds, Inc. | Complementary metal oxide heterojunction memory devices and methods for cycling robustness and data retention |
US20140269007A1 (en) * | 2013-03-15 | 2014-09-18 | 4D-S, Ltd. | Complementary metal oxide or metal nitride heterojunction memory devices with asymmetric hysteresis property |
-
2010
- 2010-08-16 WO PCT/US2010/045667 patent/WO2011020122A1/en active Application Filing
- 2010-08-16 EP EP10808880.8A patent/EP2465140A4/en not_active Ceased
- 2010-08-16 KR KR1020117023456A patent/KR101392662B1/en active IP Right Grant
- 2010-08-16 CN CN201080015470.5A patent/CN102365746B/en not_active Expired - Fee Related
- 2010-08-16 JP JP2012507481A patent/JP2012525016A/en active Pending
-
2012
- 2012-02-14 US US13/396,404 patent/US8698120B2/en active Active
- 2012-04-26 US US13/456,378 patent/US8378345B2/en active Active - Reinstated
-
2014
- 2014-02-21 US US14/186,273 patent/US9293201B2/en active Active
-
2015
- 2015-10-02 US US14/874,152 patent/US9520559B2/en active Active - Reinstated
-
2016
- 2016-12-02 US US15/367,902 patent/US10003020B2/en active Active
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040159869A1 (en) * | 2002-08-02 | 2004-08-19 | Unity Semiconductor Corporation | Memory array with high temperature wiring |
US6965137B2 (en) * | 2002-08-02 | 2005-11-15 | Unity Semiconductor Corporation | Multi-layer conductive memory device |
US20090026434A1 (en) * | 2007-07-25 | 2009-01-29 | Malhotra Sandra G | Nonvolatile memory elements |
Non-Patent Citations (3)
Title |
---|
"Categorization of resistive switching of metal-Pro.7Cao.3Mn03-metal devices", APPLIED PHYSICS LETTERS, vol. 94, 2009, pages 253509 |
LIAO ET AL.: "Categorization of resistive switching of metal-Pr.sub.0.7Ca.sub.0.3MnO.sub.3-metal devices.", APP. PHYS. LETT., vol. 94, no. 253503, 24 June 2009 (2009-06-24), pages 1 - 3, XP012121832 * |
See also references of EP2465140A4 |
Cited By (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8378345B2 (en) * | 2009-08-14 | 2013-02-19 | 4D-S Pty, Ltd | Heterojunction oxide non-volatile memory device |
US8698120B2 (en) | 2009-08-14 | 2014-04-15 | 4D-S Pty. Ltd | Heterojunction oxide non-volatile memory device |
US9293201B2 (en) | 2009-08-14 | 2016-03-22 | 4D-S Pty, Ltd | Heterojunction oxide non-volatile memory devices |
US9520559B2 (en) | 2009-08-14 | 2016-12-13 | 4D-S Pty, Ltd | Heterojunction oxide non-volatile memory device |
US10003020B2 (en) | 2009-08-14 | 2018-06-19 | 4D-S Pty, Ltd | Heterojunction oxide non-volatile memory device |
US8841645B2 (en) | 2011-03-25 | 2014-09-23 | Micron Technology, Inc. | Multi-level memory cell |
JP2012243826A (en) * | 2011-05-16 | 2012-12-10 | Toshiba Corp | Non-volatile storage |
WO2013006376A2 (en) * | 2011-07-01 | 2013-01-10 | Micron Technology, Inc. | Multilevel mixed valence oxide (mvo) memory |
WO2013006376A3 (en) * | 2011-07-01 | 2013-03-21 | Micron Technology, Inc. | Multilevel mixed valence oxide (mvo) memory |
US8592795B2 (en) | 2011-07-01 | 2013-11-26 | Micron Technology, Inc. | Multilevel mixed valence oxide (MVO) memory |
US9105843B2 (en) | 2011-07-01 | 2015-08-11 | Micron Technology, Inc. | Multilevel mixed valence oxide (MVO) memory |
Also Published As
Publication number | Publication date |
---|---|
CN102365746A (en) | 2012-02-29 |
CN102365746B (en) | 2014-10-29 |
US9520559B2 (en) | 2016-12-13 |
US8698120B2 (en) | 2014-04-15 |
US8378345B2 (en) | 2013-02-19 |
US20120199804A1 (en) | 2012-08-09 |
US20170141303A1 (en) | 2017-05-18 |
JP2012525016A (en) | 2012-10-18 |
US10003020B2 (en) | 2018-06-19 |
US20140169070A1 (en) | 2014-06-19 |
EP2465140A4 (en) | 2013-07-10 |
US20120205611A1 (en) | 2012-08-16 |
US20160118581A1 (en) | 2016-04-28 |
KR101392662B1 (en) | 2014-05-07 |
KR20110134458A (en) | 2011-12-14 |
US9293201B2 (en) | 2016-03-22 |
EP2465140A1 (en) | 2012-06-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10003020B2 (en) | Heterojunction oxide non-volatile memory device | |
JP5501966B2 (en) | Multi-state non-volatile memory device | |
US9378817B2 (en) | Variable resistance nonvolatile memory element writing method and variable resistance nonvolatile memory device | |
US8787071B2 (en) | Nonvolatile storage device and method for writing into the same | |
TWI434408B (en) | Resistive memory and methods of processing resistive memory | |
US8587988B2 (en) | Memory element, stacking, memory matrix and method for operation | |
US9792985B2 (en) | Resistive volatile/non-volatile floating electrode logic/memory cell | |
US8085577B2 (en) | Nonvolatile semiconductor memory device and method of data write/data erase therein | |
US20140001429A1 (en) | Heterojunction oxide memory device with barrier layer | |
US9634247B2 (en) | Complementary metal oxide heterojunction memory devices and methods related thereto | |
US9142767B2 (en) | Resistive memory cell including integrated select device and storage element | |
US20140206138A1 (en) | Complementary metal oxide heterojunction memory devices and methods for cycling robustness and data retention | |
US20140269007A1 (en) | Complementary metal oxide or metal nitride heterojunction memory devices with asymmetric hysteresis property | |
US9147657B2 (en) | Memory cell repair | |
US11978513B2 (en) | Generating patterns for memory threshold voltage difference | |
US7985960B2 (en) | Voltage excited piezoelectric resistance memory cell system |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WWE | Wipo information: entry into national phase |
Ref document number: 201080015470.5 Country of ref document: CN |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 10808880 Country of ref document: EP Kind code of ref document: A1 |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2010808880 Country of ref document: EP |
|
ENP | Entry into the national phase |
Ref document number: 20117023456 Country of ref document: KR Kind code of ref document: A |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2012507481 Country of ref document: JP |
|
NENP | Non-entry into the national phase |
Ref country code: DE |