WO2009128721A2 - Method for production of wafer based solar panels - Google Patents
Method for production of wafer based solar panels Download PDFInfo
- Publication number
- WO2009128721A2 WO2009128721A2 PCT/NO2009/000130 NO2009000130W WO2009128721A2 WO 2009128721 A2 WO2009128721 A2 WO 2009128721A2 NO 2009000130 W NO2009000130 W NO 2009000130W WO 2009128721 A2 WO2009128721 A2 WO 2009128721A2
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- wafers
- wafer
- deposited
- metal layer
- deposition
- Prior art date
Links
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 21
- 235000012431 wafers Nutrition 0.000 claims abstract description 188
- 229910052751 metal Inorganic materials 0.000 claims abstract description 90
- 239000002184 metal Substances 0.000 claims abstract description 90
- 239000011521 glass Substances 0.000 claims abstract description 69
- 238000000151 deposition Methods 0.000 claims abstract description 51
- 239000004065 semiconductor Substances 0.000 claims abstract description 30
- 238000001465 metallisation Methods 0.000 claims abstract description 20
- 238000000034 method Methods 0.000 claims description 86
- 239000000758 substrate Substances 0.000 claims description 59
- 239000000463 material Substances 0.000 claims description 33
- 238000002161 passivation Methods 0.000 claims description 32
- 230000008021 deposition Effects 0.000 claims description 26
- 238000005530 etching Methods 0.000 claims description 24
- 229910052710 silicon Inorganic materials 0.000 claims description 23
- 239000010703 silicon Substances 0.000 claims description 21
- 239000003292 glue Substances 0.000 claims description 20
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 19
- 229920000642 polymer Polymers 0.000 claims description 14
- 238000000059 patterning Methods 0.000 claims description 13
- 238000000608 laser ablation Methods 0.000 claims description 11
- 239000011248 coating agent Substances 0.000 claims description 10
- 238000000576 coating method Methods 0.000 claims description 10
- 238000007761 roller coating Methods 0.000 claims description 10
- 238000003486 chemical etching Methods 0.000 claims description 9
- 238000001704 evaporation Methods 0.000 claims description 9
- 230000008020 evaporation Effects 0.000 claims description 9
- 238000009499 grossing Methods 0.000 claims description 9
- 238000004544 sputter deposition Methods 0.000 claims description 9
- 238000007641 inkjet printing Methods 0.000 claims description 8
- 239000002861 polymer material Substances 0.000 claims description 8
- 238000007781 pre-processing Methods 0.000 claims description 8
- 238000004528 spin coating Methods 0.000 claims description 8
- 238000009792 diffusion process Methods 0.000 claims description 7
- 229910021421 monocrystalline silicon Inorganic materials 0.000 claims description 7
- 238000001020 plasma etching Methods 0.000 claims description 7
- 229920006254 polymer film Polymers 0.000 claims description 7
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 claims description 6
- KDLHZDBZIXYQEI-UHFFFAOYSA-N Palladium Chemical compound [Pd] KDLHZDBZIXYQEI-UHFFFAOYSA-N 0.000 claims description 6
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 6
- 229910052782 aluminium Inorganic materials 0.000 claims description 6
- 239000004411 aluminium Substances 0.000 claims description 6
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 claims description 6
- 238000001540 jet deposition Methods 0.000 claims description 6
- 238000005507 spraying Methods 0.000 claims description 6
- 230000000873 masking effect Effects 0.000 claims description 5
- 239000006117 anti-reflective coating Substances 0.000 claims description 4
- 239000010949 copper Substances 0.000 claims description 4
- 230000000694 effects Effects 0.000 claims description 4
- 239000007921 spray Substances 0.000 claims description 4
- 239000000126 substance Substances 0.000 claims description 4
- VYZAMTAEIAYCRO-UHFFFAOYSA-N Chromium Chemical compound [Cr] VYZAMTAEIAYCRO-UHFFFAOYSA-N 0.000 claims description 3
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 claims description 3
- 239000004593 Epoxy Substances 0.000 claims description 3
- 229910001218 Gallium arsenide Inorganic materials 0.000 claims description 3
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 claims description 3
- 229910052804 chromium Inorganic materials 0.000 claims description 3
- 239000011651 chromium Substances 0.000 claims description 3
- 229910052802 copper Inorganic materials 0.000 claims description 3
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 claims description 3
- 229910052737 gold Inorganic materials 0.000 claims description 3
- 239000010931 gold Substances 0.000 claims description 3
- -1 hydrogen ions Chemical class 0.000 claims description 3
- 238000004093 laser heating Methods 0.000 claims description 3
- 239000000203 mixture Substances 0.000 claims description 3
- 229910052759 nickel Inorganic materials 0.000 claims description 3
- 230000003287 optical effect Effects 0.000 claims description 3
- 229910052763 palladium Inorganic materials 0.000 claims description 3
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 3
- 229910052814 silicon oxide Inorganic materials 0.000 claims description 3
- 229910052709 silver Inorganic materials 0.000 claims description 3
- 239000004332 silver Substances 0.000 claims description 3
- 238000002604 ultrasonography Methods 0.000 claims description 3
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 claims description 2
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 claims description 2
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 claims description 2
- 229910052799 carbon Inorganic materials 0.000 claims description 2
- 238000005229 chemical vapour deposition Methods 0.000 claims description 2
- 238000007772 electroless plating Methods 0.000 claims description 2
- 238000009713 electroplating Methods 0.000 claims description 2
- 238000009472 formulation Methods 0.000 claims description 2
- 239000012943 hotmelt Substances 0.000 claims description 2
- 229910052739 hydrogen Inorganic materials 0.000 claims description 2
- 239000001257 hydrogen Substances 0.000 claims description 2
- 239000004033 plastic Substances 0.000 claims description 2
- 229920003023 plastic Polymers 0.000 claims description 2
- 238000003825 pressing Methods 0.000 claims description 2
- 239000002904 solvent Substances 0.000 claims description 2
- 229910052718 tin Inorganic materials 0.000 claims description 2
- 239000011135 tin Substances 0.000 claims description 2
- 239000010936 titanium Substances 0.000 claims description 2
- 229910052719 titanium Inorganic materials 0.000 claims description 2
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 claims description 2
- 229910052721 tungsten Inorganic materials 0.000 claims description 2
- 239000010937 tungsten Substances 0.000 claims description 2
- 229910052720 vanadium Inorganic materials 0.000 claims description 2
- LEONUFNNVUYDNQ-UHFFFAOYSA-N vanadium atom Chemical compound [V] LEONUFNNVUYDNQ-UHFFFAOYSA-N 0.000 claims description 2
- 239000007788 liquid Substances 0.000 claims 2
- 239000003929 acidic solution Substances 0.000 claims 1
- 239000012670 alkaline solution Substances 0.000 claims 1
- 238000003698 laser cutting Methods 0.000 claims 1
- 239000002674 ointment Substances 0.000 claims 1
- 238000003631 wet chemical etching Methods 0.000 claims 1
- 238000009736 wetting Methods 0.000 claims 1
- 239000010410 layer Substances 0.000 description 103
- 239000010408 film Substances 0.000 description 16
- 238000005516 engineering process Methods 0.000 description 15
- 229910021417 amorphous silicon Inorganic materials 0.000 description 9
- 230000015572 biosynthetic process Effects 0.000 description 7
- 238000000137 annealing Methods 0.000 description 5
- 239000003795 chemical substances by application Substances 0.000 description 5
- 238000011049 filling Methods 0.000 description 5
- 238000006243 chemical reaction Methods 0.000 description 4
- 230000005611 electricity Effects 0.000 description 4
- 230000001965 increasing effect Effects 0.000 description 4
- 150000002739 metals Chemical class 0.000 description 4
- 239000005038 ethylene vinyl acetate Substances 0.000 description 3
- 239000011159 matrix material Substances 0.000 description 3
- 239000012071 phase Substances 0.000 description 3
- 238000007747 plating Methods 0.000 description 3
- 229920001200 poly(ethylene-vinyl acetate) Polymers 0.000 description 3
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 3
- 238000000638 solvent extraction Methods 0.000 description 3
- 239000002344 surface layer Substances 0.000 description 3
- 239000010409 thin film Substances 0.000 description 3
- 238000009966 trimming Methods 0.000 description 3
- 239000002800 charge carrier Substances 0.000 description 2
- 239000013078 crystal Substances 0.000 description 2
- 238000005520 cutting process Methods 0.000 description 2
- 239000002019 doping agent Substances 0.000 description 2
- 238000005265 energy consumption Methods 0.000 description 2
- 238000000227 grinding Methods 0.000 description 2
- 238000010438 heat treatment Methods 0.000 description 2
- 239000012212 insulator Substances 0.000 description 2
- 238000005468 ion implantation Methods 0.000 description 2
- 238000003475 lamination Methods 0.000 description 2
- 238000005334 plasma enhanced chemical vapour deposition Methods 0.000 description 2
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 2
- 229920002620 polyvinyl fluoride Polymers 0.000 description 2
- 230000001681 protective effect Effects 0.000 description 2
- 229920005989 resin Polymers 0.000 description 2
- 239000011347 resin Substances 0.000 description 2
- 238000000926 separation method Methods 0.000 description 2
- 229910052581 Si3N4 Inorganic materials 0.000 description 1
- 229910004205 SiNX Inorganic materials 0.000 description 1
- 241000826860 Trapezium Species 0.000 description 1
- 239000002253 acid Substances 0.000 description 1
- 230000003667 anti-reflective effect Effects 0.000 description 1
- 239000011324 bead Substances 0.000 description 1
- 239000005388 borosilicate glass Substances 0.000 description 1
- 239000000969 carrier Substances 0.000 description 1
- 239000011247 coating layer Substances 0.000 description 1
- 230000002860 competitive effect Effects 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 229910021419 crystalline silicon Inorganic materials 0.000 description 1
- 238000002425 crystallisation Methods 0.000 description 1
- 230000001419 dependent effect Effects 0.000 description 1
- 238000003618 dip coating Methods 0.000 description 1
- 239000002803 fossil fuel Substances 0.000 description 1
- 229910052733 gallium Inorganic materials 0.000 description 1
- 125000004435 hydrogen atom Chemical group [H]* 0.000 description 1
- 238000005984 hydrogenation reaction Methods 0.000 description 1
- 229910052738 indium Inorganic materials 0.000 description 1
- 230000001939 inductive effect Effects 0.000 description 1
- 239000003921 oil Substances 0.000 description 1
- 230000035515 penetration Effects 0.000 description 1
- 229920001296 polysiloxane Polymers 0.000 description 1
- 239000010453 quartz Substances 0.000 description 1
- 230000001105 regulatory effect Effects 0.000 description 1
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 description 1
- 239000000377 silicon dioxide Substances 0.000 description 1
- 239000002210 silicon-based material Substances 0.000 description 1
- 239000005361 soda-lime glass Substances 0.000 description 1
- 239000007787 solid Substances 0.000 description 1
- 239000007790 solid phase Substances 0.000 description 1
- 238000007669 thermal treatment Methods 0.000 description 1
- 239000012780 transparent material Substances 0.000 description 1
- 238000001039 wet etching Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/04—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices
- H01L31/042—PV modules or arrays of single PV cells
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/04—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices
- H01L31/042—PV modules or arrays of single PV cells
- H01L31/05—Electrical interconnection means between PV cells inside the PV module, e.g. series connection of PV cells
- H01L31/0504—Electrical interconnection means between PV cells inside the PV module, e.g. series connection of PV cells specially adapted for series or parallel connection of solar cells in a module
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/142—Energy conversion devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/02—Details
- H01L31/0224—Electrodes
- H01L31/022408—Electrodes for devices characterised by at least one potential jump barrier or surface barrier
- H01L31/022425—Electrodes for devices characterised by at least one potential jump barrier or surface barrier for solar cells
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/02—Details
- H01L31/0224—Electrodes
- H01L31/022408—Electrodes for devices characterised by at least one potential jump barrier or surface barrier
- H01L31/022425—Electrodes for devices characterised by at least one potential jump barrier or surface barrier for solar cells
- H01L31/022433—Particular geometry of the grid contacts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/02—Details
- H01L31/0224—Electrodes
- H01L31/022408—Electrodes for devices characterised by at least one potential jump barrier or surface barrier
- H01L31/022425—Electrodes for devices characterised by at least one potential jump barrier or surface barrier for solar cells
- H01L31/022441—Electrode arrangements specially adapted for back-contact solar cells
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/04—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices
- H01L31/042—PV modules or arrays of single PV cells
- H01L31/048—Encapsulation of modules
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/04—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices
- H01L31/042—PV modules or arrays of single PV cells
- H01L31/05—Electrical interconnection means between PV cells inside the PV module, e.g. series connection of PV cells
- H01L31/0504—Electrical interconnection means between PV cells inside the PV module, e.g. series connection of PV cells specially adapted for series or parallel connection of solar cells in a module
- H01L31/0516—Electrical interconnection means between PV cells inside the PV module, e.g. series connection of PV cells specially adapted for series or parallel connection of solar cells in a module specially adapted for interconnection of back-contact solar cells
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/18—Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/18—Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof
- H01L31/1804—Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof comprising only elements of Group IV of the Periodic System
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02E—REDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
- Y02E10/00—Energy generation through renewable energy sources
- Y02E10/50—Photovoltaic [PV] energy
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02E—REDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
- Y02E10/00—Energy generation through renewable energy sources
- Y02E10/50—Photovoltaic [PV] energy
- Y02E10/547—Monocrystalline silicon PV cells
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02P—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
- Y02P70/00—Climate change mitigation technologies in the production process for final industrial or consumer products
- Y02P70/50—Manufacturing or production processes characterised by the final manufactured product
Definitions
- This invention relates to a production method of wafer based solar panels.
- solar light which irradiates the earth with vastly more energy than the present and any foreseeable increase in human energy consumption.
- solar cell electricity has up to date been too expensive to be competitive with nuclear power, thermal power etc. This needs to change if the vast potential of the solar cell electricity is to be realised.
- the cost of electricity from a solar panel is a function of the energy conversion efficiency and the production costs of the solar panel.
- the search for cheaper solar electricity should be focused at high-efficient solar cells made by cost- effective manufacturing methods.
- the present invention is related to cost effective production methods of high efficient silicon based solar panels.
- An efficient and cost effective method for making electric contacts suitable for back-contacted photovoltaic devices is to make the electric contacts by creating local openings in the passivation layer(s) on the back side of the wafer exposing the doped regions beneath, depositing a metallic layer on the entire back surface of the wafer covering the passivation layer(s) and the local openings, and then partitioning the metallic layer into electrically isolated metallic regions contacting the doped regions of the wafer.
- US 6 337 283 discloses a method for fabricating a back surface point contact silicon solar cell.
- the method comprises forming two passivation layers on the back surface of a silicon wafer having p- doped and n-doped regions, creating contact openings in the passivation layers at the p- and n-doped regions, depositing a first metal layer on the passivation layers in such a way that the first metal layer comes into contact with the p-doped regions and the n-doped regions, patterning the first metal layer in such a way that separate contacts for the p-doped and the n-doped regions are formed, depositing a first insulator layer on the first metal layer, creating contact openings in the insulating layer at either the first metal contacts of the p-doped or the n-doped regions, and finally depositing a second metal layer on the insulating layer to establish electric contact with the separate contacts for either the p-doped or the n-
- the solar cell is illustrated in Figure 1, where reference number 10 is the wafer, 12 is a passivation layer on the front surface, 14 are one type of doped regions, 16 is the other type of doped regions, 18 and 20 are two passivation layers on the back side of the wafer, 24 a is the first metal layer after patterning, 26 is the insulator layer after patterning, and 28 is the second metal layer connecting the first metal contacts 24 a in contact with the one type doped regions 14 if the wafer 10.
- the manufacturing method is applied for each cell individually.
- Methods for contacting doped regions on silicon wafers which includes depositing a metal layer on an entire surface of the wafer will induce mechanical strains in the cell due to differences in the coefficient of thermal expansion of the silicon wafer and the metal layer.
- This mechanical stress causes only minor problems for present day wafers with thickness of typically 140-180 ⁇ m, since such thick wafers have the necessary mechanical strength to avoid significant buckling/deformation.
- this mechanical strain will create problems with unacceptable buckling/deformation and/or breakage of the cells.
- a photovoltaic panel comprising a polycrystalline thin film of silicon deposited on a glass substrate (also known as crystalline silicon on glass, or CSG-technology).
- a glass substrate also known as crystalline silicon on glass, or CSG-technology.
- the article states that the manufacturing method is inherently cost effective, and has shown that solar panels with a record efficiency 10.4 %.
- the manufacturing process begins with texturing one surface of the glass substrate by dip-coating with 0.5 ⁇ m silica beads. Then a layer if SiN x and a layer of p-doped amorphous silicon are deposited onto the textured surface by use of plasma enhanced chemical vapour deposition (PECVD).
- PECVD plasma enhanced chemical vapour deposition
- a thin film of polycrystalline silicon is formed by use of solid phase crystallisation followed by a rapid thermal treatment and rapid in-line hydrogenation.
- the deposited semiconductor layer is then partitioned to a set of individual cells by use of laser scribing, before a resin layer is applied by roller coating.
- a set of contact openings in the resin layer is formed by ink-jet printing an etching agent before the panel is finished by depositing an Al layer by sputtering followed by scribing to form the interconnects.
- CSG-technology The limitation of CSG-technology is the relatively low photovoltaic conversion efficiency of about 10 %. This is half of the conversion efficiency that is obtainable by use of monocrystalline silicon based solar cells.
- the main objective of the invention is to provide a cost effective wafer based manufacturing method for solar panels which allows use of thin wafers of 100 ⁇ m or less, and which solves the problem with buckling/deformation and/or breakage of the cells.
- the invention is based on the realisation that, from a cost perspective, the advantageous CSG-technology may be adapted to be used for wafer based solar cell production, and thus take advantage of the work load savings associated with the CGS-technology and the high conversion efficiencies obtainable by use of monocrystalline or polycrystalline wafers. That is, by employing semi-processed solar cells made from wafers which at least is made ready on their front side, the cell metallization and module interconnects may be combined in one metal process sequence similar to the CSG-technology when the more or less pre-fabricated wafers are attached to the transparent front glass of the solar panel/module.
- the present invention relates to a method for producing solar modules/panels, where the method comprises:
- the invention relates to solar panels/modules comprising:
- the term "pre-processed to semi-finished solar cells made ready for back side metallization" means semiconductor wafers where the front side has been pre-processed to a finished solar cell state such that they may be attached to the front glass and thus constitute a functioning front side of the solar panel/module.
- This may include one or more of (but not limited to) the following process steps: surface texturing/damage etching, in-diffusion of doping elements, deposition of surface passivation films, deposition of anti-reflective coating, etc.
- process steps surface texturing/damage etching, in-diffusion of doping elements, deposition of surface passivation films, deposition of anti-reflective coating, etc.
- pre-processing of the wafers before attaching to the front glass includes high-temperature diffusion processes and passivation of the surface facing the front glass since this surface is not accessible after attachment to the front glass.
- the term "pre-processed to semi-finished solar cells made ready for back side metallization" as used herein means that the back side of the wafers is processed to a semi-finished state that allows completion of the back side of all cells including metal interconnection after the wafers are attached to the front glass. That is, the only remaining process steps for forming an interconnected solar panel/module should be process steps that may be carried out at module level, that is carried out for all cells of the panel/module in one operation when they are attached to the front glass.
- This may be one or more of the following process steps: deposition and diffusion of doping elements, deposition and patterned etching of hetero-junction contact layers, deposition of back-side reflective coating, deposition of back-side surface passivation layers, localised etching of passivation layers for forming contact openings to the doped regions of the underlying wafer, texturing, smoothing/planarizing of wafer edges, and the combined metallization and interconnection.
- the term "pre-processed to semi-finished solar cells made ready for back side metallization” means that the front surface of the wafers are processed to a finished solar cell state such that the wafers are ready to be attached to the front glass of the module/panel.
- all process steps that cannot be employed when the wafers are attached to the front glass needs to be performed. Typically this may be high temperature in-diffusion of dopants.
- the pre-processing of the back side of the wafers may include all process steps up to the deposition of the metal layer (metallization) which may be carried out when the wafers are attached to the front glass, this may be doping methods such as for instance depositing a highly doped amorphous silicon layer, laser doping or ion implantation.
- the invention is not tied to any specific type of solar cell, such that any conceivable combination of process steps to form semi-finished solar cells made ready for back side metallization are included in the inventive method. That is, the invention may apply any known and conceivable combination of passivation films, doping elements, anti-reflective coatings on the individual wafers, and the wafers may be made from any conceivable semiconductor material including but not limited to Si, Ge, InP, or GaAs. The same applies to the choice of production method for preprocessing; any conceivable or known process known to a skilled person for pre- processing the wafers to semi-finished solar cells made ready for back side metallization may be applied.
- the invention is not tied to use of one or a set of specified patterning of the deposited layer for forming the contacts and interconnects.
- Any conceivable and known pattern constituting contacts and interconnects may be employed as long as they may be formed on one operation when all the wafers of the solar panel/module are attached onto the transparent front substrate of the panel/module. It might be advantageous to smooth/planarize the edge portion of each wafer to avoid sharp corners or risk of suspending the metal interconnects, and thus avoid risk of breakage and/or short circuiting the interconnects.
- the edge smoothing or planarizing may be obtained by removing a part of the front side edge of the wafers, for instance by mechanical or laser grinding.
- the smoothing or planarizing may be obtained by depositing a suitable material along the wafer, or by filling up the space between adjacent wafers to form a more rounded off shape of the edge portion of each wafer.
- the filling of material may be obtained by conventional techniques such as spin-coat deposition, roller coating, ink-jet printing, mounting of prefabricated elements etc.
- front side denotes the side of the wafer that is facing the sun when the solar panel is in operation.
- back side is the opposite side of the front side of the wafer, and the term “back-contacted” means that all connectors are placed on the back side of the wafer.
- front side means the side of the transparent front glass that will face the sun when the solar panel is in operation, and the term “back side” means the opposite side which receives the wafers and then the deposited metal layer(s).
- the front glass After completing the metal contact and interconnection process on the back-side of the front glass, the front glass continues into a standard module process were the cells and interconnections on the back-side are sealed/protected from the environment by EVA and protective back-sheet (for instance Tedlar or glass) in a lamination process at elevated temperature in vacuum. Finally, the laminated module sandwich can be mechanically strengthened by a metal frame and electrically connected/protected by a diode junction box.
- front glass means any type of transparent material that may form the front plate of the finished solar panel/module. That is, the front glass should have the necessary mechanical and thermal strength to withstand the strains associated with carrying the solar cells and the deposited metal layer(s), during production (deposition of the metal layers) and intended use of the solar panel/module. In addition the front glass should be highly transparent and have a low reflectance over most or all of the light frequencies associated with the cells' photovoltaic effect.
- the front glass may include an anti-reflective coating etc. Suitable materials are including, but not limited to, soda-lime glass of any composition, borosilicate glass, quartz, transparent polymeric solids, etc.
- wafer as used herein includes any planar sheet/disc etc. of semiconductor material with thickness from about 20 ⁇ m and up to present maximum wafers thicknesses of 200-300 ⁇ m. Thus the term wafer also includes sheets/discs of semiconductor materials usually termed as thick films. However, the wafers employed for this invention may advantageously have a planar thickness from about 150 ⁇ m or lower as long as the semiconductor wafer has sufficient mechanical strength to be subject to the pre-processing to a semi-finished solar cell. A suited thickness is from 20 to 80 ⁇ m.
- the invention should be understood as a wafer based production up to the point where the wafers are sufficiently pre- processed to allow attachment to the front glass and execution of all remaining process steps at a module level.
- the inventive method should be considered as a combination of conventional wafers production methods and the CSG- technology.
- the wafers may advantageously be given a substantially rectangular or squared shape and laid side by side on the front glass with a gap dimension in the range from about 0.1 to 2 mm.
- the invention may employ any known or conceivable photovoltaic semiconductor material in the form of wafers. Examples of semiconductor materials include, but are not limited to Si, InP, Ge, GaAs, etc.
- the semiconductor materials may be mono crystalline, or multicrystalline.
- the wafers may advantageously be attached to the front glass by use of transparent glue.
- Any known or conceivable glue may be applied. Examples include, but are not limited to, epoxy based, silicone based or sol-gel based glues which are deposited on the front glass at a thickness in the range 1 to 50 ⁇ m, preferably to a thickness ranging from 10 to 20 ⁇ m, by one of the following techniques; spin coating, spray coating, roller coating, hot-melt dispensing or ink-jet printing.
- the wafers may advantageously be planarized, that is the sharp edges of the back side of the wafers may be smoothed, in order to reduce the probability of inducing breakages in the metal bridge formed by the deposited metal layer forming the electric contacts across adjacent wafers.
- the smoothing/planarizing of the back side wafer edges may be obtained by, but are not limited to, one of the following process steps: removing a part of the back side edges of the wafers, for instance by laser ablation, depositing a suitable material along the edges and/or in the space between the wafers to form a smooth, continuous surface in between adjacent wafers, for instance by use of ink-jet printing or mounting of prefabricated elements, or by coating both the rear surface of the cells and the gaps in between the cells with a polymer material, preferably with a polymer material having a high optical reflectance, having a smoothing effect to surface steps, and deposited for instance by using spin coating, spray coating, roller coating or ink-jet deposition.
- the removal of the back edges, or filling of material in the gaps between the adjacent wafers, should advantageously result in an angle between the wafer side walls and the transparent substrate of less than 70 degrees, preferably in the range from 30 to 60 degrees.
- this may be obtained by either by use of ink-jet printing, or by pressing the wafers against the glue on the transparent substrate with a pressure adjusted to obtain glue being squeezed into the spacing between subsequent wafers.
- the glue should preferably fill up the vertical surface step between the wafer and the transparent substrate by more than 50 %, preferably more than 70 %, and the contact angle between the glue and wafer edge surfaces should be less than 70 degrees, preferably in the range 30 to 50 degrees.
- p-doped region means a surface area of the wafer where a doping material resulting in an increased number of positive charge carriers is added into the semiconductor matrix within a certain distance below the surface forming a region of the wafer with a surface layer with p-type doping.
- n-doped region means a surface area of the wafer where a doping material resulting in increased number of negative charge carriers (mobile electrons) is added into the semiconductor matrix within a certain distance below the surface forming a region of the wafer with a surface layer with n-type doping.
- the thickness of the doped layers is usually of the order of a few tens of nm up to one ⁇ m, but this should not be considered as a limitation of the invention.
- doped regions may be applied.
- any type of known and conceivable doping element may be applied.
- the doping of the wafers may be obtained by in-diffusion of doping elements or alternatively by depositing thin layers (on the order of 10 nm) of amorphous silicon that has been doped either n- type or p-type. These thin doped layers form a hetero-junction contact to the silicon that has electrical properties similar to what is obtained by adding doping material directly into the semiconductor matrix.
- the deposition of the metal layer(s) forming the back side metallization may be obtained by vapour deposition techniques, evaporation, sputtering etc. of a metallic phase onto the entire back side of the front glass with the semi-finished solar cells attached.
- Suitable metals for vapour deposition include nickel, palladium, titanium, silver, gold, aluminium, copper, tungsten, vanadium, chromium, or any combination of these metals.
- the thickness of the deposited metal layer, or stacked system of metal layers should advantageously have a total thickness in the range from 0.1 to 20 ⁇ m, preferably from 0.1 to 2 ⁇ m in the case of narrow cells (width ranging from 5- 50 mm) and preferably from 5 to 20 ⁇ m in case of using cells with widths from 150 mm or more.
- Other possible techniques for depositing the metal layer(s) on an entire module in one operation are electroless or electro plating. Suitable metals for plating include nickel, palladium, silver, gold, copper, chromium, tin, or any combination of these materials.
- the invention is not restricted to these choices of metals, it may apply using any material that provides a good electric contact with the underlying semiconductor and which is resistant towards UV-light and any other disruptive force/physical condition associated with normal use of solar panels during the expected lifetime of a solar panel and of subsequent manufacturing steps after formation of the contacts.
- This may include known electric conducting plastics and/or other polymer formulations such as carbon polymers, etc.
- the invention may apply any process for metal deposition and patterning as long as the front glass may withstand the temperatures and chemical environment involved.
- Possible process sequences for the metal deposition and patterning on the module level front glass may be (but are not limited to): - Evaporation or sputter deposition of a metal stack, total thickness in the range 0.1- 20 ⁇ m, followed by deposition of masking material for metal wet etching process.
- the metal etching mask could either be polymer material (deposited by spray, spin, or roller coating) or silicon oxide (deposited by chemical vapour deposition or evaporation).
- the etching mask patterning could be by laser ablation, ink-jet etching of the mask, or ink-jet deposition of an additional patterned polymer layer, followed in each case by metal etching by wet process,
- a thin metal seed layer can be deposited by evaporation or sputtering and patterned by the same methods above, followed by plating to a thickness of 1 - 20 ⁇ m,
- a thin metal seed layer can be deposited by evaporation or sputtering and patterned by direct laser scribing, followed by plating to a thickness of 1 - 20 ⁇ m,
- the metal layer can be patterned by a lift-off process as follows; i) deposit polymer film (by spray/spin/roller coating or as pre-fabricated film), ii) pattern by laser ablation, iii) deposit metal layer by sputter deposition or evaporation, and finally iv) remove metal between contacts by lifting off the polymer film, either by dissolving the polymer material in a chemical solvent or by physically ripping or peeling off the film.
- the metal layer attached to the polymer film can eventually be recycled.
- An annealing process can be used to improve the metal contact to the underlying semiconductor and the conductivity of the metal itself, but has to be sufficiently short and not too hot in order to avoid damaging other elements in the structure, including any glue used to attach the cells to the front glass.
- the pattern for etching of the metal layer is selected such that two distinct contact regions for each solar cell and interconnects between the cells appear on the metallic layer after the etching, one terminal for the for the p-type doped regions and one for the n-type doped regions.
- the chemical etching agent should be able to selectively etch the metallic phase, in order to avoid destroying the underlying passivation and/or reflectance layer(s) or the front glass. Any acid or alkaline etching agent known to dissolve the metallic phase may be applied, but not the underlying passivation and/or reflectance layer(s) or the front glass may be employed as an etching agent.
- One option for the invention is to split each wafer into a number of individual regions or cells by forming a number of trenches in the wafers reaching into the wafers from about 70 % to 100 % of their thickness, for instance by use of a laser scribing, chemical etching, plasma etching, or reactive ion etching.
- Typical width of the narrow cells would be in the range from 5 - 50 mm.
- the metal layer(s) thickness would be significantly reduced compared to the wider cell alternative.
- Typical metal layer(s) thickness for the case of narrow cells would be in the range 0.1 to 2 ⁇ m, depending on actual cell width.
- the preferred patterning techniques are by direct laser ablation, or by deposition of a polymer mask using ink-jet followed by chemical etching. Regions may be formed by use of laser scribing forming trenches reaching from about 70 to 100 % of the thickness of the wafer.
- Figure 1 shows an example of back-contacted solar cell according to prior art.
- Figure 2 shows an example of how to cut a Cz-ingot to form donor substrates for forming rectangular wafers.
- Figure 3 shows a schematic drawing of how to cut a cylindrical Cz-ingot for pseudo squaring as seen from the top of the ingot in pulling direction.
- Figure 4 shows a schematic drawing of how to cut a semi-squared Cz-ingot into donor substrates.
- Figure 5 shows a side view of a section of an example embodiment of a solar panel according to the invention.
- Figure 6 shows an example of planarizing method of the gap between adjacent wafers according to the invention.
- Figure 7 shows another example of planarizing method of the gap between adjacent wafers according to the invention.
- Example of an embodiment of the invention
- the example embodiment of the invention employs monocrystalline silicon wafers cut out from rectangular monocrystalline donor-substrates made by Czochralski (Cz)-grown ingots that are cut into thick donor substrates as shown in Figure 2a) and 2b). Each donor wafer is edge trimmed and planarized after cutting to form evenly sized and rectangularly shaped thick donor substrates. These give an advantage in that two or more donor substrates may be processed simultaneously for formation of monocrystalline silicon wafers with similar dimensions and even rectangular shapes.
- the formed wafers may be laid adjacent to each other in a regular pattern on the front glass with a consistent narrow gap between the wafers that allows formation of metal interconnects by depositing and patterning a metal layer.
- Typical donor substrate thickness could be in the range from 1 mm to 100 mm.
- the centre part of the monocrystalline ingot which is marked by reference numeral 1
- the centre part of the monocrystalline ingot is cut in its longitudinal direction to form a rectangularly shaped donor substrate marked by reference numeral 2.
- rectangularly shaped donor substrate we mean a continuous piece of semiconductor (in this case monocrystalline silicon) with a shape as close as practically achievable to a rectangular parallelepiped with length a, width b and height c.
- Typical dimensions of Cz-grown monocrystalline ingots are cylinders with diameter in the range from 150 mm to 300 mm and length from 50 cm to more than 1 m.
- the thick donor substrates can be shaped from the squared or pseudo-squared Cz-ingot by sawing in the plane perpendicular to the pulling direction, see figure 3 and 4, creating typical donor substrate area dimensions ranging from 10 by 10 cm 2 to 30 by 30 cm 2 and thickness 1 mm to 10 cm.
- solar panels could be based on wafers made from multicrystalline silicon ingots, typically (but not necessarily) formed by the Bridgeman method. These may have dimensions up to 70x70x30 cm . From these ingots, it is possible to obtain substantially square multicrystalline donor substrates where the sides have lengths up to 65 cm and a thickness typically in the range from 0.1 to 5 cm. By substantially square, we mean as close to a square shape as practically obtainable.
- the donor substrate is reduced by a few 10 nm to a few ⁇ m for each wafer lift-off, and thus reused many times.
- Typical donor substrate thickness for this technology will be in the range 1 to 5 mm.
- An example of such technology is described in US 7 148 119.
- the other method employs ion-implantation of hydrogen ions (protons) a certain distance into the donor substrate, thus forming a buried high-stress layer.
- This stressed layer may be further weakened by heating the donor substrate such that the protons form hydrogen atoms that weaken the silicon bonds, and thus allows a wafer to be lifted off in a controlled cleaving process.
- An example of such technology is disclosed in US 6 890 838.
- the penetration distance of the protons is controlled and adjustable up to about 180 ⁇ m in the case of a silicon donor substrate by regulating the energy of the proton beam.
- This technique may be employed to form wafers with thickness in the range from 20 to 150 ⁇ m.
- the silicon material employed for formation of the ingots and donor substrates may advantageously be a pre-doped material. Typical donor substrate thickness for this technology will be in the range 10 to 100 mm.
- the wafer After formation of a semiconductor wafer on the donor substrate, the wafer could be transferred to a holding substrate for processing or processed individually by in-line processes on a free-standing basis to semi-finished solar cells made ready for back side metallization. Transferring the wafer to a holding substrate depends on actual wafer thickness. Alternatively, some or all of the processing to semi-finished solar cells made ready for back side metallization could be done on the wafer before separation from the donor substrate. As mentioned, this processing may be by any conceivable or known process to a skilled person, and nor is there any limitation in which passivation films, anti-reflecting coating, or forming of doped regions in the semiconductor wafer, that is being used. Thus there is no need of a detailed description of the processing up to the semi-finished state.
- the invention may of course apply conventional wafers sawn out from CZ-ingots or polycrystalline ingots/blocks.
- the solar cells according to this embodiment may have an optional front surface layer that is n-doped.
- the substrate doping can be either type.
- On the back side of the semiconductor wafer there is formed an interdigitated pattern of n+ and p+ doped regions.
- Both sides of the wafer surface passivated by one or more layers chosen from: A layer of hydrogenated amorphous silicon, hydrogenated amorphous silicon nitride, or silicon oxide.
- the passivation layers have thickness in the range from 1 to 200 nm.
- the surface Passivation layer on the front side also serves as anti-reflect coating layer.
- the amorphous silicon layer can be alloyed with amorphous silicon carbide, and/or may be capped with a layer of amorphous silicon nitride.
- the formation of the monocrystalline silicon wafers with doped regions and the front passivation films are included in the procedure for forming semi-finished wafers made ready for back side metallization. All these process steps may be performed when the wafers are attached to the holding substrate.
- the formation of the front layer with n-type in-diffused dopants may be obtained by employing an n- doped holding substrate and heating the substrate and wafer. Alternatively, if the wafer has sufficient thickness/mechanical robustness, all these process steps may be performed on a free standing form (not intermediately connected to any substrate).
- the two alternative technologies for creating the wafer will probably be somewhat different in the preferred processing used for creating the semi-finished cell before transferring and attaching it to the front glass.
- the next step is transferring the semi-finished wafers and attaching them with a surface-passivated side facing down onto the front glass, side by side in a regular pattern such that there is formed narrow and even gaps between the solar cells in the order 0.1 to 2 mm.
- the semi-finished wafers may be split into a number of narrow solar cells. This is motivated by the possibility of increasing the solar module output voltage and reduced metal layer thickness. Splitting the wafer into narrow cells may de done by laser scribing.
- wafer splitting is done by laser chemical etching, wet silicon etching, plasma etching or reactive ion etching.
- a polymer coating can be deposited in order to smooth the surface steps, and to enhance the back-surface internal reflection characteristics of the cell.
- the polymer coating should have white colour in order to have good optical capability to enhance the back-surface internal reflection.
- the white polymer coating may be deposited and patterned by ink-jet deposition. The patterned white polymer may be acting as etching mask for etching the contact holes in the underlying surface passivation layer, to allow electric contact between the doped regions of the semiconductor film and the metal layer that is to be deposited.
- the surface steps of the gap zones may be smoothed and planarized by i) removing the edge of the silicon wafer, for instance by laser grinding, ii) depositing material on the side- wall of the wafer, for instance by depositing material with a nozzle (inkjet) or a preformed material, or iii) filling up the whole gap between wafers with a suitable material, polymer, glass, epoxy, etc.
- the exposed semiconductor doped regions should be cleaned of debris and surface oxide by chemical or plasma etching.
- the metal layer deposition may be obtained by sputter deposition of aluminium. After deposition of the metal layer, the metal layer is partitioned by local selective etching to form a metallic pattern that forms the electric contacts on each cell and interconnects between adjacent cells of the solar panel/module. Metal patterning is obtained by ink-jet deposition of a patterned etching mask followed by metal etching.
- the electrical contact between metal and silicon is completed by a contact annealing process, which has to be short and not too hot in order to avoid damaging the structure, including any glue used to attach the wafers to the front glass, and the front glass itself.
- the metal-to-silicon contact annealing process depends on actual metal system and the resistivity of silicon contact area.
- Typical contact annealing process has a temperature range 200-300 0 C and duration from a few minutes to 30 minutes.
- the solar cells are processed to a functional state, such that the solar panel/module may be made ready by mounting the front glass into the load carrying frame.
- FIG. 5 A side-view of a section of the solar panel according to one example embodiment of the invention is shown in figure 5.
- the panel shown on the figure may be formed as follows:
- a set of silicon monocrystalline wafers with thickness in the range 50 to 100 made on CZ-grown donor substrates are pre-processed such that each wafers obtains an interdigitated pattern of n-doped 101 and p-doped 102 zones and one or more deposited dielectric surface passivation films 103 on the front side. Then the wafers are laid with their front side (the surface with the deposited passivation layer(s) and optionally also an anti-reflective film) side by side on the front glass and attached by use of a layer of glue.
- the pre-processed wafers When the pre-processed wafers have been attached to the front glass, they are divided into several narrow regions (cells) of about 10 mm width by use of laser ablation.
- the laser ablation is also used to remove a portion of the back edges of the wafers such that the wafers seen from the side becomes shaped like an isosceles trapezoid (trapezium with congruent angles). The angle is approximately 70°.
- Figure 5 shows two such narrow edge trimmed regions of the wafer 100 which are attached to the front glass 104 by a layer of glue 105.
- the interdigitated pattern of n- and p-doped doped regions are seen as shaded area 101 and 102, respectively.
- the laser ablation results in trenches 108.
- the entire back side of the front glass including attached wafers are transferred to a PECVD-chamber and given a similar surface passivation layer(s) 103 a as the front side of the wafers.
- a reflective polymer coating 107 is laid by a patterned ink-jet deposition onto the back-side surface passivation layer(s) 103 a above and aligned to the n- and p-doped region 101, 102.
- the next step is local removal of the back-side passivation layer(s) 103 a. This is obtained by using a chemical etching agent which works selectively on the passivation layer(s) 103a, were the patterned polymer coating 107 is acting as an etching mask.
- the entire back side of the front glass including attached wafers is given a layer of aluminium by vapour deposition. The aluminium layer is about 1 ⁇ m thick.
- the back side of the front glass is finished by local etching of the deposited aluminium layer at regions 109 such that the adjacent narrow regions of the wafer 100 become serially connected to each other.
- Figure 6 shows a similar panel as in figure 5, but now at the stage after edge rimming of the wafers 100.
- the edge trimming is obtained by depositing a material 110 filling the gap between adjacent wafers.
- Figure 7 illustrates a similar situation, but now the edge trimming is obtained by squeezing the wafers into the glue layer 105 such that the glue partially penetrates into the area 108 between the wafers.
- the front glass After completing the metal contact and interconnection process on the back-side of the front glass, the front glass continues into a standard module process were the cells and interconnections on the back-side are sealed/protected from the environment by ethylene vinylacetate copolymer (EVA) and protective back-sheet (for instance Tedlar or glass) in a lamination process at elevated temperature in vacuum.
- EVA ethylene vinylacetate copolymer
- protective back-sheet for instance Tedlar or glass
- the laminated module sandwich can be mechanically strengthened y a metal frame and electrically connected/protected by a diode junction box.
Abstract
This invention relates to a method for producing solar cells, and photovoltaic panels thereof. The method for producing solar panels comprises employing a number of semiconductor wafers and/or semiconductor sheets of films prefabricated to prepare them for back side metallization, which are placed and attached adjacent to each other and with their front side facing downwards onto the back side of the front glass, before subsequent processing that includes depositing at least one metal layer covering the entire front glass including the back side of the attached wafers/sheets of films. The metallic layer is then patterned/divided into electrically isolated contacts for each solar cell and into interconnections between adjacent solar cells.
Description
Method for production of wafer based solar panels
This invention relates to a production method of wafer based solar panels.
Introduction
The world supplies of fossil oil are expected to be gradually exhausted in the following decades. This means that our main energy source for the last century will have to be replaced within a few decades, both to cover the present energy consumption and the coming increase in the global energy demand.
In addition, there are raised many concerns that the use of fossil energy is increasing the earth greenhouse effect to an extent that may turn dangerous. Thus the present consumption of fossil fuels should preferably be replaced by energy sources/carriers that are renewable and sustainable for our climate and environment.
One such energy source is solar light, which irradiates the earth with vastly more energy than the present and any foreseeable increase in human energy consumption. However, solar cell electricity has up to date been too expensive to be competitive with nuclear power, thermal power etc. This needs to change if the vast potential of the solar cell electricity is to be realised.
The cost of electricity from a solar panel is a function of the energy conversion efficiency and the production costs of the solar panel. Thus the search for cheaper solar electricity should be focused at high-efficient solar cells made by cost- effective manufacturing methods.
The present invention is related to cost effective production methods of high efficient silicon based solar panels.
Prior art
An efficient and cost effective method for making electric contacts suitable for back-contacted photovoltaic devices is to make the electric contacts by creating local openings in the passivation layer(s) on the back side of the wafer exposing the doped regions beneath, depositing a metallic layer on the entire back surface of the wafer covering the passivation layer(s) and the local openings, and then partitioning the metallic layer into electrically isolated metallic regions contacting the doped regions of the wafer.
An example of such technology is US 6 337 283 which discloses a method for fabricating a back surface point contact silicon solar cell. The method comprises forming two passivation layers on the back surface of a silicon wafer having p- doped and n-doped regions, creating contact openings in the passivation layers at the p- and n-doped regions, depositing a first metal layer on the passivation layers in such a way that the first metal layer comes into contact with the p-doped regions
and the n-doped regions, patterning the first metal layer in such a way that separate contacts for the p-doped and the n-doped regions are formed, depositing a first insulator layer on the first metal layer, creating contact openings in the insulating layer at either the first metal contacts of the p-doped or the n-doped regions, and finally depositing a second metal layer on the insulating layer to establish electric contact with the separate contacts for either the p-doped or the n-doped regions. The solar cell is illustrated in Figure 1, where reference number 10 is the wafer, 12 is a passivation layer on the front surface, 14 are one type of doped regions, 16 is the other type of doped regions, 18 and 20 are two passivation layers on the back side of the wafer, 24 a is the first metal layer after patterning, 26 is the insulator layer after patterning, and 28 is the second metal layer connecting the first metal contacts 24 a in contact with the one type doped regions 14 if the wafer 10. The manufacturing method is applied for each cell individually.
Methods for contacting doped regions on silicon wafers which includes depositing a metal layer on an entire surface of the wafer will induce mechanical strains in the cell due to differences in the coefficient of thermal expansion of the silicon wafer and the metal layer. This mechanical stress causes only minor problems for present day wafers with thickness of typically 140-180 μm, since such thick wafers have the necessary mechanical strength to avoid significant buckling/deformation. However, for films and wafers with thickness below approx. 100 μm, this mechanical strain will create problems with unacceptable buckling/deformation and/or breakage of the cells.
However, for photovoltaic thin films deposited on glass substrates, there are known cost effective production methods where both the semiconductor film and a metallic layer serving as electric contacts are deposited directly on the glass substrate followed by partitioning to cells and electric contacts. One example of such technology is presented in US Appl. No. 2007/0227578, where a Mo-layer is first deposited on a glass substrate followed by a semiconductor layer of Cu(In, Ga)Se. Then the films are partitioned by use of laser scribing or chemical etching into a set of interconnected solar cells on the glass substrate. Another example of similar technology is known from US 4 292 092.
In a recent article by Keevers et al. [1], there are disclosed a photovoltaic panel comprising a polycrystalline thin film of silicon deposited on a glass substrate (also known as crystalline silicon on glass, or CSG-technology). The article states that the manufacturing method is inherently cost effective, and has shown that solar panels with a record efficiency 10.4 %. The manufacturing process begins with texturing one surface of the glass substrate by dip-coating with 0.5 μm silica beads. Then a layer if SiNx and a layer of p-doped amorphous silicon are deposited onto the textured surface by use of plasma enhanced chemical vapour deposition (PECVD). Then a thin film of polycrystalline silicon is formed by use of solid phase
crystallisation followed by a rapid thermal treatment and rapid in-line hydrogenation. The deposited semiconductor layer is then partitioned to a set of individual cells by use of laser scribing, before a resin layer is applied by roller coating. Then a set of contact openings in the resin layer is formed by ink-jet printing an etching agent before the panel is finished by depositing an Al layer by sputtering followed by scribing to form the interconnects.
An other example of use of amorphous silicon films covered by a dielectric layer and a metal layer is shown in US 6 518 596. This document shows the use of a silicon film covered with a silicon nitride film as a passivation layer, and where the contacting is obtained by forming local openings in the passivation by laser, followed by deposition of a metal layer for making contacts and finally partitioning the metal layer into separate contacts by use of laser scribing.
The limitation of CSG-technology is the relatively low photovoltaic conversion efficiency of about 10 %. This is half of the conversion efficiency that is obtainable by use of monocrystalline silicon based solar cells.
Objective of the invention
The main objective of the invention is to provide a cost effective wafer based manufacturing method for solar panels which allows use of thin wafers of 100 μm or less, and which solves the problem with buckling/deformation and/or breakage of the cells.
The objective of the invention may be realised by the features as set forth in the description of the invention below, and/or in the appended patent claims.
Description of the invention
The invention is based on the realisation that, from a cost perspective, the advantageous CSG-technology may be adapted to be used for wafer based solar cell production, and thus take advantage of the work load savings associated with the CGS-technology and the high conversion efficiencies obtainable by use of monocrystalline or polycrystalline wafers. That is, by employing semi-processed solar cells made from wafers which at least is made ready on their front side, the cell metallization and module interconnects may be combined in one metal process sequence similar to the CSG-technology when the more or less pre-fabricated wafers are attached to the transparent front glass of the solar panel/module. This feature will in addition to solving the problem of buckling/breakage of thin wafers with a deposited metal layer, also obtain significant cost and work load savings for producing solar cells and modules with the solar cell electric contacts on the backside of the wafers by combining cell metallization and module/panel interconnection in one metal process.
Thus in one aspect, the present invention relates to a method for producing solar modules/panels, where the method comprises:
- employing a number of semiconductor wafers which are pre-processed to a point where at least their front surface is made ready to be mounted onto a front glass of the solar panel/module, but which also may include one or more process steps for the back-side of the wafers up to, but not including, the metallization for forming electric contacts,
- placing and attaching the intended number of the pre-processed wafers adjacent to each other and with their front side facing downwards onto the back side of the front glass,
- depositing at least one metal layer or a stacked metal system covering the back side of the front glass including the back side of the pre-processed wafers, and
- patterning/dividing the deposited metal layer(s) into at least one individual region forming the electrical contacts for each solar cell and the module interconnections between adjacent solar cells.
In a second aspect, the invention relates to solar panels/modules comprising:
- a transparent front glass,
- a number semiconductor wafers which each are processed to form semi-finished solar cells, and which are attached adjacent to each other onto the back side of the transparent front glass, and
- where the electric contacts of the solar cells and the interconnects connecting adjacent solar cells of the solar panel/module are formed by at least one patterned metal layer covering the back side of the front glass including the back side of the attached semi-finished solar cells. As used herein, the term "pre-processed to semi-finished solar cells made ready for back side metallization" means semiconductor wafers where the front side has been pre-processed to a finished solar cell state such that they may be attached to the front glass and thus constitute a functioning front side of the solar panel/module. This may include one or more of (but not limited to) the following process steps: surface texturing/damage etching, in-diffusion of doping elements, deposition of surface passivation films, deposition of anti-reflective coating, etc. The order of and choice of which process steps deemed necessary to form the front side of the solar cells, are obviously dependent upon which type solar cell that is being made. Typically, pre-processing of the wafers before attaching to the front glass includes high-temperature diffusion processes and passivation of the surface facing the front glass since this surface is not accessible after attachment to the front glass.
For the back side of the wafers, the term "pre-processed to semi-finished solar cells made ready for back side metallization" as used herein means that the back side of the wafers is processed to a semi-finished state that allows completion of the back side of all cells including metal interconnection after the wafers are attached to the
front glass. That is, the only remaining process steps for forming an interconnected solar panel/module should be process steps that may be carried out at module level, that is carried out for all cells of the panel/module in one operation when they are attached to the front glass. This may be one or more of the following process steps: deposition and diffusion of doping elements, deposition and patterned etching of hetero-junction contact layers, deposition of back-side reflective coating, deposition of back-side surface passivation layers, localised etching of passivation layers for forming contact openings to the doped regions of the underlying wafer, texturing, smoothing/planarizing of wafer edges, and the combined metallization and interconnection.
Thus in summary, the term "pre-processed to semi-finished solar cells made ready for back side metallization" means that the front surface of the wafers are processed to a finished solar cell state such that the wafers are ready to be attached to the front glass of the module/panel. For the back side of the wafers, all process steps that cannot be employed when the wafers are attached to the front glass needs to be performed. Typically this may be high temperature in-diffusion of dopants. However, the pre-processing of the back side of the wafers may include all process steps up to the deposition of the metal layer (metallization) which may be carried out when the wafers are attached to the front glass, this may be doping methods such as for instance depositing a highly doped amorphous silicon layer, laser doping or ion implantation.
The invention is not tied to any specific type of solar cell, such that any conceivable combination of process steps to form semi-finished solar cells made ready for back side metallization are included in the inventive method. That is, the invention may apply any known and conceivable combination of passivation films, doping elements, anti-reflective coatings on the individual wafers, and the wafers may be made from any conceivable semiconductor material including but not limited to Si, Ge, InP, or GaAs. The same applies to the choice of production method for preprocessing; any conceivable or known process known to a skilled person for pre- processing the wafers to semi-finished solar cells made ready for back side metallization may be applied.
Similarly, the invention is not tied to use of one or a set of specified patterning of the deposited layer for forming the contacts and interconnects. Any conceivable and known pattern constituting contacts and interconnects may be employed as long as they may be formed on one operation when all the wafers of the solar panel/module are attached onto the transparent front substrate of the panel/module. It might be advantageous to smooth/planarize the edge portion of each wafer to avoid sharp corners or risk of suspending the metal interconnects, and thus avoid risk of breakage and/or short circuiting the interconnects. The edge smoothing or planarizing may be obtained by removing a part of the front side edge of the wafers,
for instance by mechanical or laser grinding. Alternatively, the smoothing or planarizing may be obtained by depositing a suitable material along the wafer, or by filling up the space between adjacent wafers to form a more rounded off shape of the edge portion of each wafer. The filling of material may be obtained by conventional techniques such as spin-coat deposition, roller coating, ink-jet printing, mounting of prefabricated elements etc.
As used herein, the term "front side" denotes the side of the wafer that is facing the sun when the solar panel is in operation. The term "back side" is the opposite side of the front side of the wafer, and the term "back-contacted" means that all connectors are placed on the back side of the wafer. When applied for the front glass, the term "front side" means the side of the transparent front glass that will face the sun when the solar panel is in operation, and the term "back side" means the opposite side which receives the wafers and then the deposited metal layer(s).
After completing the metal contact and interconnection process on the back-side of the front glass, the front glass continues into a standard module process were the cells and interconnections on the back-side are sealed/protected from the environment by EVA and protective back-sheet (for instance Tedlar or glass) in a lamination process at elevated temperature in vacuum. Finally, the laminated module sandwich can be mechanically strengthened by a metal frame and electrically connected/protected by a diode junction box.
The term "front glass" as used herein means any type of transparent material that may form the front plate of the finished solar panel/module. That is, the front glass should have the necessary mechanical and thermal strength to withstand the strains associated with carrying the solar cells and the deposited metal layer(s), during production (deposition of the metal layers) and intended use of the solar panel/module. In addition the front glass should be highly transparent and have a low reflectance over most or all of the light frequencies associated with the cells' photovoltaic effect. The front glass may include an anti-reflective coating etc. Suitable materials are including, but not limited to, soda-lime glass of any composition, borosilicate glass, quartz, transparent polymeric solids, etc.
The term "wafer" as used herein includes any planar sheet/disc etc. of semiconductor material with thickness from about 20 μm and up to present maximum wafers thicknesses of 200-300 μm. Thus the term wafer also includes sheets/discs of semiconductor materials usually termed as thick films. However, the wafers employed for this invention may advantageously have a planar thickness from about 150 μm or lower as long as the semiconductor wafer has sufficient mechanical strength to be subject to the pre-processing to a semi-finished solar cell. A suited thickness is from 20 to 80 μm. The invention should be understood as a wafer based production up to the point where the wafers are sufficiently pre-
processed to allow attachment to the front glass and execution of all remaining process steps at a module level. That is, the inventive method should be considered as a combination of conventional wafers production methods and the CSG- technology. The wafers may advantageously be given a substantially rectangular or squared shape and laid side by side on the front glass with a gap dimension in the range from about 0.1 to 2 mm. The invention may employ any known or conceivable photovoltaic semiconductor material in the form of wafers. Examples of semiconductor materials include, but are not limited to Si, InP, Ge, GaAs, etc. The semiconductor materials may be mono crystalline, or multicrystalline.
The wafers may advantageously be attached to the front glass by use of transparent glue. Any known or conceivable glue may be applied. Examples include, but are not limited to, epoxy based, silicone based or sol-gel based glues which are deposited on the front glass at a thickness in the range 1 to 50 μm, preferably to a thickness ranging from 10 to 20 μm, by one of the following techniques; spin coating, spray coating, roller coating, hot-melt dispensing or ink-jet printing.
The wafers may advantageously be planarized, that is the sharp edges of the back side of the wafers may be smoothed, in order to reduce the probability of inducing breakages in the metal bridge formed by the deposited metal layer forming the electric contacts across adjacent wafers. The smoothing/planarizing of the back side wafer edges may be obtained by, but are not limited to, one of the following process steps: removing a part of the back side edges of the wafers, for instance by laser ablation, depositing a suitable material along the edges and/or in the space between the wafers to form a smooth, continuous surface in between adjacent wafers, for instance by use of ink-jet printing or mounting of prefabricated elements, or by coating both the rear surface of the cells and the gaps in between the cells with a polymer material, preferably with a polymer material having a high optical reflectance, having a smoothing effect to surface steps, and deposited for instance by using spin coating, spray coating, roller coating or ink-jet deposition. The removal of the back edges, or filling of material in the gaps between the adjacent wafers, should advantageously result in an angle between the wafer side walls and the transparent substrate of less than 70 degrees, preferably in the range from 30 to 60 degrees. In case of using deposited material, this may be obtained by either by use of ink-jet printing, or by pressing the wafers against the glue on the transparent substrate with a pressure adjusted to obtain glue being squeezed into the spacing between subsequent wafers. The glue should preferably fill up the vertical surface step between the wafer and the transparent substrate by more than 50 %, preferably more than 70 %, and the contact angle between the glue and wafer edge surfaces should be less than 70 degrees, preferably in the range 30 to 50 degrees.
The term "p-doped region" means a surface area of the wafer where a doping material resulting in an increased number of positive charge carriers is added into the semiconductor matrix within a certain distance below the surface forming a region of the wafer with a surface layer with p-type doping. The term "n-doped region" means a surface area of the wafer where a doping material resulting in increased number of negative charge carriers (mobile electrons) is added into the semiconductor matrix within a certain distance below the surface forming a region of the wafer with a surface layer with n-type doping. The thickness of the doped layers is usually of the order of a few tens of nm up to one μm, but this should not be considered as a limitation of the invention. All known and conceivable thicknesses of doped regions may be applied. Also, any type of known and conceivable doping element may be applied. The doping of the wafers may be obtained by in-diffusion of doping elements or alternatively by depositing thin layers (on the order of 10 nm) of amorphous silicon that has been doped either n- type or p-type. These thin doped layers form a hetero-junction contact to the silicon that has electrical properties similar to what is obtained by adding doping material directly into the semiconductor matrix.
The deposition of the metal layer(s) forming the back side metallization may be obtained by vapour deposition techniques, evaporation, sputtering etc. of a metallic phase onto the entire back side of the front glass with the semi-finished solar cells attached. Suitable metals for vapour deposition include nickel, palladium, titanium, silver, gold, aluminium, copper, tungsten, vanadium, chromium, or any combination of these metals. The thickness of the deposited metal layer, or stacked system of metal layers, should advantageously have a total thickness in the range from 0.1 to 20 μm, preferably from 0.1 to 2 μm in the case of narrow cells (width ranging from 5- 50 mm) and preferably from 5 to 20 μm in case of using cells with widths from 150 mm or more. Other possible techniques for depositing the metal layer(s) on an entire module in one operation are electroless or electro plating. Suitable metals for plating include nickel, palladium, silver, gold, copper, chromium, tin, or any combination of these materials. The invention is not restricted to these choices of metals, it may apply using any material that provides a good electric contact with the underlying semiconductor and which is resistant towards UV-light and any other disruptive force/physical condition associated with normal use of solar panels during the expected lifetime of a solar panel and of subsequent manufacturing steps after formation of the contacts. This may include known electric conducting plastics and/or other polymer formulations such as carbon polymers, etc.
The invention may apply any process for metal deposition and patterning as long as the front glass may withstand the temperatures and chemical environment involved. Possible process sequences for the metal deposition and patterning on the module level front glass may be (but are not limited to):
- Evaporation or sputter deposition of a metal stack, total thickness in the range 0.1- 20 μm, followed by deposition of masking material for metal wet etching process. The metal etching mask could either be polymer material (deposited by spray, spin, or roller coating) or silicon oxide (deposited by chemical vapour deposition or evaporation). The etching mask patterning could be by laser ablation, ink-jet etching of the mask, or ink-jet deposition of an additional patterned polymer layer, followed in each case by metal etching by wet process,
- Alternatively, a thin metal seed layer can be deposited by evaporation or sputtering and patterned by the same methods above, followed by plating to a thickness of 1 - 20 μm,
- Alternatively, a thin metal seed layer can be deposited by evaporation or sputtering and patterned by direct laser scribing, followed by plating to a thickness of 1 - 20 μm,
- Alternatively, the metal layer can be patterned by a lift-off process as follows; i) deposit polymer film (by spray/spin/roller coating or as pre-fabricated film), ii) pattern by laser ablation, iii) deposit metal layer by sputter deposition or evaporation, and finally iv) remove metal between contacts by lifting off the polymer film, either by dissolving the polymer material in a chemical solvent or by physically ripping or peeling off the film. The metal layer attached to the polymer film can eventually be recycled.
- Metal annealing. An annealing process can be used to improve the metal contact to the underlying semiconductor and the conductivity of the metal itself, but has to be sufficiently short and not too hot in order to avoid damaging other elements in the structure, including any glue used to attach the cells to the front glass. The pattern for etching of the metal layer is selected such that two distinct contact regions for each solar cell and interconnects between the cells appear on the metallic layer after the etching, one terminal for the for the p-type doped regions and one for the n-type doped regions. The chemical etching agent should be able to selectively etch the metallic phase, in order to avoid destroying the underlying passivation and/or reflectance layer(s) or the front glass. Any acid or alkaline etching agent known to dissolve the metallic phase may be applied, but not the underlying passivation and/or reflectance layer(s) or the front glass may be employed as an etching agent.
One option for the invention is to split each wafer into a number of individual regions or cells by forming a number of trenches in the wafers reaching into the wafers from about 70 % to 100 % of their thickness, for instance by use of a laser scribing, chemical etching, plasma etching, or reactive ion etching. Typical width of the narrow cells would be in the range from 5 - 50 mm. For the case of narrow cells, the metal layer(s) thickness would be significantly reduced compared to the wider cell alternative. Typical metal layer(s) thickness for the case of narrow cells
would be in the range 0.1 to 2 μm, depending on actual cell width. With such thin metal layers, the preferred patterning techniques are by direct laser ablation, or by deposition of a polymer mask using ink-jet followed by chemical etching. Regions may be formed by use of laser scribing forming trenches reaching from about 70 to 100 % of the thickness of the wafer.
List of figures
Figure 1 shows an example of back-contacted solar cell according to prior art.
Figure 2 shows an example of how to cut a Cz-ingot to form donor substrates for forming rectangular wafers. Figure 3 shows a schematic drawing of how to cut a cylindrical Cz-ingot for pseudo squaring as seen from the top of the ingot in pulling direction.
Figure 4 shows a schematic drawing of how to cut a semi-squared Cz-ingot into donor substrates.
Figure 5 shows a side view of a section of an example embodiment of a solar panel according to the invention.
Figure 6 shows an example of planarizing method of the gap between adjacent wafers according to the invention.
Figure 7 shows another example of planarizing method of the gap between adjacent wafers according to the invention. Example of an embodiment of the invention
The invention will now be described in greater detail by way of an example of an embodiment of the invention. This example should not be interpreted as a limitation of the general idea of combining the contacting and interconnecting of the solar cells for the entire module in one process step. The example embodiment of the invention employs monocrystalline silicon wafers cut out from rectangular monocrystalline donor-substrates made by Czochralski (Cz)-grown ingots that are cut into thick donor substrates as shown in Figure 2a) and 2b). Each donor wafer is edge trimmed and planarized after cutting to form evenly sized and rectangularly shaped thick donor substrates. These give an advantage in that two or more donor substrates may be processed simultaneously for formation of monocrystalline silicon wafers with similar dimensions and even rectangular shapes. Thus the formed wafers may be laid adjacent to each other in a regular pattern on the front glass with a consistent narrow gap between the wafers that allows formation of metal interconnects by depositing and patterning a metal layer. Typical donor substrate thickness could be in the range from 1 mm to 100 mm.
As may be seen from Figure 2a), the centre part of the monocrystalline ingot, which is marked by reference numeral 1, is cut in its longitudinal direction to form a rectangularly shaped donor substrate marked by reference numeral 2. By the term "rectangularly shaped donor substrate" we mean a continuous piece of semiconductor (in this case monocrystalline silicon) with a shape as close as practically achievable to a rectangular parallelepiped with length a, width b and height c. By "evenly sized", we mean that length a, width b and height c of each substrate are as close as practically achievable equal for all donor substrates. Typical dimensions of Cz-grown monocrystalline ingots are cylinders with diameter in the range from 150 mm to 300 mm and length from 50 cm to more than 1 m.
When using large Cz-grown ingots and cutting of longitudinal slices from the midsection of the cylinder as shown in Figure 2b), it is possible to cut out a number of rectangularly shaped donor substrates which after trimming have a length ranging from 15 to 100 cm, a width ranging from 15 to 30 cm and a height ranging from 1 mm to 10 cm. Alternatively, instead of sawing in the longitudinal direction, the thick donor substrates can be shaped from the squared or pseudo-squared Cz-ingot by sawing in the plane perpendicular to the pulling direction, see figure 3 and 4, creating typical donor substrate area dimensions ranging from 10 by 10 cm2 to 30 by 30 cm2 and thickness 1 mm to 10 cm. As an alternative to monocrystalline wafers, it is envisioned cheaper solar panels could be based on wafers made from multicrystalline silicon ingots, typically (but not necessarily) formed by the Bridgeman method. These may have dimensions up to 70x70x30 cm . From these ingots, it is possible to obtain substantially square multicrystalline donor substrates where the sides have lengths up to 65 cm and a thickness typically in the range from 0.1 to 5 cm. By substantially square, we mean as close to a square shape as practically obtainable.
There are known at least two methods for obtaining silicon wafers from a silicon donor substrate, where the formed wafer has the same crystal ordering as the donor substrate and where the wafer are formed onto and then separated from the donor substrate and transferred to a holding substrate. Both methods may be employed, but other methods may also be applied as long as they allow forming more or less planar wafers of semiconductor material with thickness ranging from 20 to 150 μm on a donor substrate followed by separation of the formed wafer from the donor substrate. One of the known methods is based on forming a porous layer on the surface of the donor substrate followed by an epitaxial growth of the silicon wafer on top of the porous layer. The epitaxial growth process will form a homogeneous and continuous wafer on top of the porous layer (i.e. not porous) with the same crystal ordering as the donor. The underlying porous layer is mechanically weaker than the grown wafer, such that it is possible to separate the wafer from the donor by use of
mechanical shear stress, ultrasound, laser heating etc. By this technology, the donor substrate is reduced by a few 10 nm to a few μm for each wafer lift-off, and thus reused many times. Typical donor substrate thickness for this technology will be in the range 1 to 5 mm. An example of such technology is described in US 7 148 119. The other method employs ion-implantation of hydrogen ions (protons) a certain distance into the donor substrate, thus forming a buried high-stress layer. This stressed layer may be further weakened by heating the donor substrate such that the protons form hydrogen atoms that weaken the silicon bonds, and thus allows a wafer to be lifted off in a controlled cleaving process. An example of such technology is disclosed in US 6 890 838. The penetration distance of the protons is controlled and adjustable up to about 180 μm in the case of a silicon donor substrate by regulating the energy of the proton beam. Thus this technique may be employed to form wafers with thickness in the range from 20 to 150 μm. The silicon material employed for formation of the ingots and donor substrates may advantageously be a pre-doped material. Typical donor substrate thickness for this technology will be in the range 10 to 100 mm.
After formation of a semiconductor wafer on the donor substrate, the wafer could be transferred to a holding substrate for processing or processed individually by in-line processes on a free-standing basis to semi-finished solar cells made ready for back side metallization. Transferring the wafer to a holding substrate depends on actual wafer thickness. Alternatively, some or all of the processing to semi-finished solar cells made ready for back side metallization could be done on the wafer before separation from the donor substrate. As mentioned, this processing may be by any conceivable or known process to a skilled person, and nor is there any limitation in which passivation films, anti-reflecting coating, or forming of doped regions in the semiconductor wafer, that is being used. Thus there is no need of a detailed description of the processing up to the semi-finished state.
Also, even though the examples described here are based on wafers onto donor substrates and then separated from the donor, the invention may of course apply conventional wafers sawn out from CZ-ingots or polycrystalline ingots/blocks.
The solar cells according to this embodiment may have an optional front surface layer that is n-doped. The substrate doping can be either type. On the back side of the semiconductor wafer, there is formed an interdigitated pattern of n+ and p+ doped regions. Both sides of the wafer surface passivated by one or more layers chosen from: A layer of hydrogenated amorphous silicon, hydrogenated amorphous silicon nitride, or silicon oxide. The passivation layers have thickness in the range from 1 to 200 nm. The surface Passivation layer on the front side also serves as anti-reflect coating layer. The amorphous silicon layer can be alloyed with
amorphous silicon carbide, and/or may be capped with a layer of amorphous silicon nitride.
The formation of the monocrystalline silicon wafers with doped regions and the front passivation films are included in the procedure for forming semi-finished wafers made ready for back side metallization. All these process steps may be performed when the wafers are attached to the holding substrate. The formation of the front layer with n-type in-diffused dopants may be obtained by employing an n- doped holding substrate and heating the substrate and wafer. Alternatively, if the wafer has sufficient thickness/mechanical robustness, all these process steps may be performed on a free standing form (not intermediately connected to any substrate). The two alternative technologies for creating the wafer will probably be somewhat different in the preferred processing used for creating the semi-finished cell before transferring and attaching it to the front glass.
The next step is transferring the semi-finished wafers and attaching them with a surface-passivated side facing down onto the front glass, side by side in a regular pattern such that there is formed narrow and even gaps between the solar cells in the order 0.1 to 2 mm. Following the attachment onto the front glass, the semi-finished wafers may be split into a number of narrow solar cells. This is motivated by the possibility of increasing the solar module output voltage and reduced metal layer thickness. Splitting the wafer into narrow cells may de done by laser scribing.
Alternatively, wafer splitting is done by laser chemical etching, wet silicon etching, plasma etching or reactive ion etching.
Thereafter, the entire front glass with attached wafers of semi-processed cells is transferred to a PECVD-chamber for deposition of suitable passivation layers. In addition to the surface passivation layer, a polymer coating can be deposited in order to smooth the surface steps, and to enhance the back-surface internal reflection characteristics of the cell. The polymer coating should have white colour in order to have good optical capability to enhance the back-surface internal reflection. The white polymer coating may be deposited and patterned by ink-jet deposition. The patterned white polymer may be acting as etching mask for etching the contact holes in the underlying surface passivation layer, to allow electric contact between the doped regions of the semiconductor film and the metal layer that is to be deposited.
Additionally, in a subsequent process prior to deposition of the metal, the surface steps of the gap zones may be smoothed and planarized by i) removing the edge of the silicon wafer, for instance by laser grinding, ii) depositing material on the side- wall of the wafer, for instance by depositing material with a nozzle (inkjet) or a preformed material, or iii) filling up the whole gap between wafers with a suitable material, polymer, glass, epoxy, etc.
Immediately prior to metal deposition, the exposed semiconductor doped regions should be cleaned of debris and surface oxide by chemical or plasma etching.
The metal layer deposition may be obtained by sputter deposition of aluminium. After deposition of the metal layer, the metal layer is partitioned by local selective etching to form a metallic pattern that forms the electric contacts on each cell and interconnects between adjacent cells of the solar panel/module. Metal patterning is obtained by ink-jet deposition of a patterned etching mask followed by metal etching.
The electrical contact between metal and silicon is completed by a contact annealing process, which has to be short and not too hot in order to avoid damaging the structure, including any glue used to attach the wafers to the front glass, and the front glass itself.
The metal-to-silicon contact annealing process depends on actual metal system and the resistivity of silicon contact area. Typical contact annealing process has a temperature range 200-300 0C and duration from a few minutes to 30 minutes.
At this point, the solar cells are processed to a functional state, such that the solar panel/module may be made ready by mounting the front glass into the load carrying frame.
A side-view of a section of the solar panel according to one example embodiment of the invention is shown in figure 5. The panel shown on the figure may be formed as follows:
A set of silicon monocrystalline wafers with thickness in the range 50 to 100 made on CZ-grown donor substrates are pre-processed such that each wafers obtains an interdigitated pattern of n-doped 101 and p-doped 102 zones and one or more deposited dielectric surface passivation films 103 on the front side. Then the wafers are laid with their front side (the surface with the deposited passivation layer(s) and optionally also an anti-reflective film) side by side on the front glass and attached by use of a layer of glue.
When the pre-processed wafers have been attached to the front glass, they are divided into several narrow regions (cells) of about 10 mm width by use of laser ablation. The laser ablation is also used to remove a portion of the back edges of the wafers such that the wafers seen from the side becomes shaped like an isosceles trapezoid (trapezium with congruent angles). The angle is approximately 70°.
Figure 5 shows two such narrow edge trimmed regions of the wafer 100 which are attached to the front glass 104 by a layer of glue 105. The interdigitated pattern of n- and p-doped doped regions are seen as shaded area 101 and 102, respectively. The laser ablation results in trenches 108.
When the wafers are divided into narrow regions, the entire back side of the front glass including attached wafers are transferred to a PECVD-chamber and given a similar surface passivation layer(s) 103 a as the front side of the wafers. Then a reflective polymer coating 107 is laid by a patterned ink-jet deposition onto the back-side surface passivation layer(s) 103 a above and aligned to the n- and p-doped region 101, 102. The next step is local removal of the back-side passivation layer(s) 103 a. This is obtained by using a chemical etching agent which works selectively on the passivation layer(s) 103a, were the patterned polymer coating 107 is acting as an etching mask. When the contact openings are formed, the entire back side of the front glass including attached wafers is given a layer of aluminium by vapour deposition. The aluminium layer is about 1 μm thick. Finally, the back side of the front glass is finished by local etching of the deposited aluminium layer at regions 109 such that the adjacent narrow regions of the wafer 100 become serially connected to each other.
Figure 6 shows a similar panel as in figure 5, but now at the stage after edge rimming of the wafers 100. In this case the edge trimming is obtained by depositing a material 110 filling the gap between adjacent wafers. Figure 7 illustrates a similar situation, but now the edge trimming is obtained by squeezing the wafers into the glue layer 105 such that the glue partially penetrates into the area 108 between the wafers.
After completing the metal contact and interconnection process on the back-side of the front glass, the front glass continues into a standard module process were the cells and interconnections on the back-side are sealed/protected from the environment by ethylene vinylacetate copolymer (EVA) and protective back-sheet (for instance Tedlar or glass) in a lamination process at elevated temperature in vacuum. Finally, the laminated module sandwich can be mechanically strengthened y a metal frame and electrically connected/protected by a diode junction box.
Claims
1. Method for producing solar panels/modules, characterised in that the method comprises:
- employing a number of semiconductor wafers which are pre-processed to a point where at least their front surface is made ready to be mounted onto a front glass of the solar panel/module, but which also may include one or more process steps for the back-side of the wafers up to, but not including, the metallization for forming electric contacts,
- placing and attaching the intended number of the pre-processed wafers adjacent to each other and with their front side facing downwards onto the back side of the front glass,
- depositing at least one metal layer covering the back side of the front glass including the back side of the pre-processed wafers, and
- patterning/dividing the deposited metal layer(s) into at least one individual region forming the electrical contacts for each solar cell and the module interconnections between adjacent solar cells.
2. Method according to claim 1, characterised in that
- the pre-processing of the front surface of the wafers comprises one or more of the following process steps: surface texturing/damage etching, in-diffusion of doping elements, deposition of surface passivation films, and deposition of anti-reflective coating, and in that
- the pre-processing of the back surface comprises one or more of the following process steps: deposition and diffusion of doping elements, deposition and patterned etching of hetero-j unction contact layers, deposition of back-side reflective coating, deposition of back-side surface passivation layers, localised etching of passivation layers for forming contact openings to the doped regions of the underlying wafer/sheets of film, texturing, and smoothing/planarizing of wafer edges.
3. Method according to claim 1 or 2, characterised in that the metallization includes depositing a stacked system of metal layers which is patterned/divided into at least one individual region forming the electrical contacts for each solar cell and the module interconnections between adjacent solar cells.
4. Method according to claim 1 or 2, characterised in that
- the wafers are attached to the transparent substrate by using a glue with thickness in the range 1 to 50 μm, preferably to a thickness ranging from 10 to 20 μm, and
- the glue is deposited by one of the following techniques; spin coating, spray coating, roller coating, hot-melt dispensing, or ink-jet printing.
5. Method according to claim 1 or 2, characterised in that the smoothing/planarizing of the wafer edges is obtained by one of the following process steps:
- i) removing a part of the back side edges of the wafers, for instance by laser ablation,
- ii) depositing a suitable material along the edges and/or in the space between the wafers to form a smooth, continuous surface in between adjacent wafers, for instance by use of ink-jet printing or mounting of prefabricated elements, or
- iii) by coating both the rear surface of the cells and the gaps in between the cells with a polymer material, preferably with a polymer material having a high optical reflectance, having a smoothing effect to surface steps, and deposited for instance by using spin coating, spray coating, roller coating or ink-jet deposition.
6. Method according to claim 5, characterised in that when step i) is being used, - the removal of the back side edges of the wafers results in an angle between the wafer side walls and the transparent substrate of less than 70 degrees, preferably in the range from 30 to 60 degrees.
7. Method according to claim 5, characterised in that when step ii) is being employed, - that the deposited material between adjacent wafers or cells is being deposited by use of ink-jet printing or a nozzle, and
- that the deposited material has wetting properties towards the silicon back-surface or side-walls of the wafers and is deposited in an amount resulting in a contact angle of less than 70 degrees, preferably in the range from 30 to 50 degrees.
8. Method according to claim 4, characterised in that
- the smoothing/planarizing of the spacing between wafer edges is obtained by accumulating enough glue in the spacing between subsequent wafers by pressing the wafers against the glue and transparent substrate in such a way that glue is squeezed into the spacing between subsequent wafers, where
- the applied pressure on the wafers is adjusted so that glue will fill up the vertical surface step between the wafer and the transparent substrate by more than 50 %, preferably more than 70 %, and
- the contact angle between the glue and wafer edge surfaces is less than 70 degrees, preferably in the range 30 to 50 degrees.
9. Method according to any of the preceding claims, characterised in that the metal layer or stack of metal layers is deposited to a total thickness in the range 0.1-20 μm, by - evaporation or sputter deposition, or
- electro plating or electroless plating.
10. Method according to claim 9, characterised in that the metal layer is patterned by either - i) depositing a masking material on the deposited metal, followed by laser ablation of the masking material, followed by use of an etching liquid to remove the exposed metal, and then followed by use of a suitable liquid to remove the masking material,
- ii) depositing a masking material directly with the desired pattern using an ink-jet process followed by chemical etching of unmasked areas, or - iii) directly to the desired pattern by use of laser scribing.
11. Method according to claim 10, characterised in that when step i) or ii) is being used, the mask is a polymer material deposited by spin, spray or roller coating, or silicon oxide deposited by chemical vapour deposition or evaporation.
12. Method according to claim 11, characterised in that the metal layer is subsequently etched in a wet chemical etching process that is strongly selective to the metal to minimize damage to other portions of the structure by use of a combination of alkaline solutions or acidic solutions.
13. Method according to claim 11, characterised in that the polymer film or layer is deposited prior to the deposition of the metal layer(s), and in that the metal layer(s) is patterned by a lift-off process comprising
- depositing a polymer film by spray/spin/roller coating or by a attaching a pre- fabricated film,
- patterning the polymer film by laser ablation,
- depositing the metal layer by sputter deposition or evaporation, and
- removing the metal to form the desired pattern by lifting off the polymer film, either by dissolving the polymer material in a chemical solvent or by physically ripping or peeling off the film.
14. Method according to any of claims 9 to 13, characterised in that the metal layer(s) is annealed to obtain a stable and low- resistance contact between the metal layer(s) and semiconductor.
15. Method according to any of the preceding claims, characterised in that the wafers are of multi crystalline or monocrystalline silicon.
16. Method according to claim 15, characterised in that - each wafer is divided into a number of narrow regions by forming trenches reaching into the wafers from about 70 to 100 % of their thickness, and
- the trenches are formed by use of laser cutting or ablation, chemical etching, plasma etching, or reactive ion etching.
17. Method according to claim 16, characterised in that
- the width of the narrow regions are in the range from 5 to 50 mm, and
- the thickness of the deposited metal system forming the electric contacts is in the range from 0.1 to 2 μm.
18. Method according to claim 15, characterised in that the wafers are made from a donor substrate, either by:
- forming a porous layer on the donor substrate, epitaxially growing a silicon layer with thickness in the range of 20 - 150 μm, and then separate the wafer by use of mechanical shear stress, ultrasound, or laser heating, or - implanting hydrogen ions by use of proton rays a distance in the range of 20 - 150 μm into the donor wafer, and then separate the wafer by use of mechanical shear stress, ultrasound, or laser heating.
19. Method according to claim 18, characterised in that the one or more of the pre-processing steps of claim 2 are performed on the wafers when they are attached to the donor substrate, i.e. before they are separated from the donor substrate.
20. Solar panel/module comprising:
- a transparent front glass,
- a number semiconductor wafers which each are processed to form semi-finished solar cells, and which are attached adjacent to each other onto the back side of the transparent front glass, and
- where the electric contacts of the solar cells and the interconnects connecting adjacent solar cells of the solar panel/module are formed by at least one patterned metal layer covering the back side of the front glass including the back side of the attached semi-finished solar cells.
21. Solar panel/module according to claim 20, characterised in that the wafers are made of one of either Si, Ge, InP, or GaAs.
22. Solar panel/module according to claim 21, characterised in that the wafers are made of monocrystalline Si of thickness of 150 μm or less, preferably from 20 to 80 μm, and which are laid adjacent to each other with a gap between adjacent wafers/sheets of films on the range from 0.1 to 2 mm.
23. Solar panel/module according to claim 20, characterised in that the at least one deposited metal layer is made of one or more of nickel, palladium, titanium, silver, gold, aluminium, copper, tungsten, chromium, vanadium, tin, or any combination of these materials.
24. Solar panel/module according to claim 20, characterised in that the at least one deposited layer is substituted by electric conducting plastics and/or other polymer formulations such as carbon polymers.
25. Solar panel/module according to any of claims 20 to 24, characterised in that the gaps between the wafers attached to the front substrate is planarized by being filled with polymer, glass, or epoxy.
Priority Applications (7)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2011504951A JP5663469B2 (en) | 2008-04-15 | 2009-04-02 | Fabrication method for wafer-based solar panels |
| CN2009801215243A CN102084501B (en) | 2008-04-15 | 2009-04-02 | Method for production of wafer based solar panels |
| US12/937,959 US8753957B2 (en) | 2008-04-15 | 2009-04-02 | Method for production of wafer based solar panels |
| KR1020167023784A KR102015072B1 (en) | 2008-04-15 | 2009-04-02 | Method for production of wafer based solar panels |
| KR1020107025635A KR101699253B1 (en) | 2008-04-15 | 2009-04-02 | Method for production of wafer based solar panels |
| DE112009000883T DE112009000883T5 (en) | 2008-04-15 | 2009-04-02 | Process for producing a wafer-based solar panel |
| US14/268,640 US10147830B2 (en) | 2008-04-15 | 2014-05-02 | Method for production of wafer based solar panels |
Applications Claiming Priority (4)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US4516408P | 2008-04-15 | 2008-04-15 | |
| GB0806850.4 | 2008-04-15 | ||
| US61/045,164 | 2008-04-15 | ||
| GB0806850A GB2459274A (en) | 2008-04-15 | 2008-04-15 | Wafer based solar panels |
Related Child Applications (2)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| US12/937,959 A-371-Of-International US8753957B2 (en) | 2008-04-15 | 2009-04-02 | Method for production of wafer based solar panels |
| US14/268,640 Division US10147830B2 (en) | 2008-04-15 | 2014-05-02 | Method for production of wafer based solar panels |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| WO2009128721A2 true WO2009128721A2 (en) | 2009-10-22 |
| WO2009128721A3 WO2009128721A3 (en) | 2010-07-22 |
Family
ID=39433696
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| PCT/NO2009/000130 WO2009128721A2 (en) | 2008-04-15 | 2009-04-02 | Method for production of wafer based solar panels |
Country Status (7)
| Country | Link |
|---|---|
| US (2) | US8753957B2 (en) |
| JP (1) | JP5663469B2 (en) |
| KR (2) | KR102015072B1 (en) |
| CN (1) | CN102084501B (en) |
| DE (1) | DE112009000883T5 (en) |
| GB (1) | GB2459274A (en) |
| WO (1) | WO2009128721A2 (en) |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2011162380A1 (en) * | 2010-06-25 | 2011-12-29 | 三洋電機株式会社 | Solar cell, solar cell module, and method for manufacturing solar cell |
| US8409911B2 (en) | 2009-02-24 | 2013-04-02 | Sunpower Corporation | Methods for metallization of solar cells |
| WO2013140325A1 (en) | 2012-03-19 | 2013-09-26 | Renewable Energy Corporation Asa | Cell and module processing of semiconductor wafers for back-contacted solar photovoltaic module |
| US9070804B2 (en) | 2009-02-24 | 2015-06-30 | Sunpower Corporation | Back contact sliver cells |
Families Citing this family (27)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| GB2467361A (en) * | 2009-01-30 | 2010-08-04 | Renewable Energy Corp Asa | Contact and interconnect for a solar cell |
| EP2507839B1 (en) * | 2009-11-30 | 2018-04-04 | IMEC vzw | Method for manufacturing photovoltaic modules comprising back-contact cells |
| CN102280520B (en) * | 2011-06-13 | 2013-03-20 | 人和光伏科技有限公司 | Production method of photovoltaic cell junction box |
| WO2013019250A1 (en) * | 2011-08-02 | 2013-02-07 | The Silanna Group Pty Ltd | A photovoltaic device and a process for producing a photovoltaic device |
| GB201115223D0 (en) * | 2011-09-02 | 2011-10-19 | Dow Corning | Method of fabricating solar modules |
| JP2015028959A (en) * | 2011-11-21 | 2015-02-12 | シャープ株式会社 | Solar cell, solar cell panel, device equipped with solar cell and device equipped with solar cell panel |
| WO2013096951A1 (en) | 2011-12-23 | 2013-06-27 | Solexel, Inc. | High productivity spray processing for semiconductor metallization and interconnects |
| US9640676B2 (en) * | 2012-06-29 | 2017-05-02 | Sunpower Corporation | Methods and structures for improving the structural integrity of solar cells |
| EP2757593B1 (en) * | 2013-01-17 | 2018-10-17 | ATOTECH Deutschland GmbH | Plated electrical contacts for solar modules |
| NL2010558C2 (en) | 2013-04-03 | 2014-10-06 | Stichting Energie | Assembly of photo-voltaic cells and method of manufacturing such an assembly. |
| US9601648B2 (en) | 2013-04-15 | 2017-03-21 | Lg Chem, Ltd. | Method of manufacturing pattern using trench structure and pattern manufactured thereby, and method of manufacturing solar battery using the manufacturing method and solar battery manufactured thereby |
| WO2014171708A1 (en) * | 2013-04-15 | 2014-10-23 | 주식회사 엘지화학 | Pattern forming method using trench structure, pattern formed by using same, solar cell production method using same, and solar cell formed by using same |
| US9666739B2 (en) | 2013-06-28 | 2017-05-30 | Sunpower Corporation | Photovoltaic cell and laminate metallization |
| CN105830234B (en) * | 2013-12-20 | 2020-10-30 | 太阳能公司 | Single step formation of metal bonds and contacts for solar cells |
| JP6554703B2 (en) * | 2014-05-27 | 2019-08-07 | サンパワー コーポレイション | system |
| CN105785678B (en) * | 2016-05-12 | 2019-04-30 | 深圳市华星光电技术有限公司 | The broken wire repair method of TFT substrate |
| JP6181903B1 (en) * | 2016-10-25 | 2017-08-16 | 信越化学工業株式会社 | High photoelectric conversion efficiency solar cell and method for producing high photoelectric conversion efficiency solar cell |
| MY190562A (en) | 2016-12-20 | 2022-04-27 | Zhejiang Kaiying New Mat Co Ltd | Interdigitated back contact metal-insulator-semiconductor solar cell with printed oxide tunnel junctions |
| CN108885917B (en) | 2016-12-20 | 2020-06-02 | 浙江凯盈新材料有限公司 | Silicone-containing solar cell metallization paste |
| WO2019021863A1 (en) * | 2017-07-24 | 2019-01-31 | 株式会社村田製作所 | Secondary battery manufacturing method |
| KR102053912B1 (en) * | 2017-09-01 | 2019-12-09 | 주식회사 한화 | A perc solar cell having enhanced interface proferties, manufacturing method of the perc solar cell, and manufacturing device of the perc solar cell |
| TW201931506A (en) * | 2017-10-24 | 2019-08-01 | 美商１３６６科技公司 | Semi-conductor wafers for use in solar cells and modules that are longer than the size of a side of the industry standard square, and methods of making and using same and solar cells and modules incorporating same |
| US10490682B2 (en) | 2018-03-14 | 2019-11-26 | National Mechanical Group Corp. | Frame-less encapsulated photo-voltaic solar panel supporting solar cell modules encapsulated within multiple layers of optically-transparent epoxy-resin materials |
| EP3821475A4 (en) * | 2018-07-13 | 2022-03-23 | Array Photonics, Inc. | Dual-depth via device and process for large back contact solar cells |
| US10622502B1 (en) | 2019-05-23 | 2020-04-14 | Zhejiang Kaiying New Materials Co., Ltd. | Solar cell edge interconnects |
| US10749045B1 (en) | 2019-05-23 | 2020-08-18 | Zhejiang Kaiying New Materials Co., Ltd. | Solar cell side surface interconnects |
| DE102019006095A1 (en) * | 2019-08-29 | 2021-03-04 | Azur Space Solar Power Gmbh | Isolation method for the isolation of a semiconductor wafer comprising several solar cell stacks |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5972732A (en) * | 1997-12-19 | 1999-10-26 | Sandia Corporation | Method of monolithic module assembly |
| US20070144578A1 (en) * | 2005-12-02 | 2007-06-28 | Bp Corporation North America Inc. | Means and Method for Electrically Connecting Photovoltaic Cells in a Solar Module |
| US20070227578A1 (en) * | 2006-03-31 | 2007-10-04 | Applied Materials, Inc. | Method for patterning a photovoltaic device comprising CIGS material using an etch process |
| US20080072953A1 (en) * | 2006-09-27 | 2008-03-27 | Thinsilicon Corp. | Back contact device for photovoltaic cells and method of manufacturing a back contact device |
Family Cites Families (34)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7024A (en) * | 1850-01-15 | Machinery tor towguzng and grooving | ||
| JPS5180789A (en) | 1975-01-13 | 1976-07-14 | Nippon Electric Co | |
| JPS52108780A (en) * | 1976-03-08 | 1977-09-12 | Seiko Epson Corp | Manufacture for solar cell |
| US4292092A (en) | 1980-06-02 | 1981-09-29 | Rca Corporation | Laser processing technique for fabricating series-connected and tandem junction series-connected solar cells into a solar battery |
| JPS5935489A (en) * | 1982-08-24 | 1984-02-27 | Sanyo Electric Co Ltd | Manufacture of photo semiconductor device |
| JPS60150661A (en) * | 1984-01-18 | 1985-08-08 | Fuji Electric Corp Res & Dev Ltd | Solar cell module |
| US4612408A (en) * | 1984-10-22 | 1986-09-16 | Sera Solar Corporation | Electrically isolated semiconductor integrated photodiode circuits and method |
| WO1989012321A1 (en) * | 1988-06-10 | 1989-12-14 | Mobil Solar Energy Corporation | An improved method of fabricating contacts for solar cells |
| JP3026903B2 (en) * | 1993-09-20 | 2000-03-27 | シャープ株式会社 | Photoelectric conversion device |
| US7148119B1 (en) | 1994-03-10 | 2006-12-12 | Canon Kabushiki Kaisha | Process for production of semiconductor substrate |
| JP3313259B2 (en) | 1995-03-27 | 2002-08-12 | 三菱電機株式会社 | Manufacturing method of thin film solar cell |
| JPH10335683A (en) * | 1997-05-28 | 1998-12-18 | Ion Kogaku Kenkyusho:Kk | Tandem-type solar cell and manufacture thereof |
| US6548382B1 (en) | 1997-07-18 | 2003-04-15 | Silicon Genesis Corporation | Gettering technique for wafers made using a controlled cleaving process |
| JP3672436B2 (en) * | 1998-05-19 | 2005-07-20 | シャープ株式会社 | Method for manufacturing solar battery cell |
| US6323056B1 (en) * | 1998-07-27 | 2001-11-27 | Citizen Watch Co., Ltd. | Solar cell, method for manufacturing same, and photolithographic mask for use in manufacturing a solar cell |
| JP2000150940A (en) * | 1998-11-18 | 2000-05-30 | Denso Corp | Semiconductor fine grain aggregate and manufacture thereof |
| DE19854269B4 (en) * | 1998-11-25 | 2004-07-01 | Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung e.V. | Thin-film solar cell arrangement and method for producing the same |
| AUPQ385899A0 (en) | 1999-11-04 | 1999-11-25 | Pacific Solar Pty Limited | Formation of contacts on thin films |
| US6337283B1 (en) | 1999-12-30 | 2002-01-08 | Sunpower Corporation | Method of fabricating a silicon solar cell |
| TW501286B (en) * | 2001-06-07 | 2002-09-01 | Ind Tech Res Inst | Polysilicon thin film solar cell substrate |
| AUPR719701A0 (en) * | 2001-08-23 | 2001-09-13 | Pacific Solar Pty Limited | Chain link metal interconnect structure |
| US7095050B2 (en) * | 2002-02-28 | 2006-08-22 | Midwest Research Institute | Voltage-matched, monolithic, multi-band-gap devices |
| US8067687B2 (en) * | 2002-05-21 | 2011-11-29 | Alliance For Sustainable Energy, Llc | High-efficiency, monolithic, multi-bandgap, tandem photovoltaic energy converters |
| US20080105303A1 (en) * | 2003-01-03 | 2008-05-08 | Bp Corporation North America Inc. | Method and Manufacturing Thin Film Photovoltaic Modules |
| JP2005260157A (en) * | 2004-03-15 | 2005-09-22 | Sharp Corp | Solar cell and solar cell module |
| CA2576868A1 (en) * | 2004-08-09 | 2006-02-16 | The Australian National University | Solar cell (sliver) sub-module formation |
| FR2877144B1 (en) * | 2004-10-22 | 2006-12-08 | Solarforce Soc Par Actions Sim | MONOLITHIC MULTILAYER STRUCTURE FOR THE CONNECTION OF SEMICONDUCTOR CELLS |
| US20070079866A1 (en) * | 2005-10-07 | 2007-04-12 | Applied Materials, Inc. | System and method for making an improved thin film solar cell interconnect |
| CH696344A5 (en) * | 2006-02-22 | 2007-04-30 | Ses Soc En Solaire Sa | Weldable assembly of photovoltaic cells and film support with macro printed circuit uses film layer with holes corresponding with connection points on cells |
| US20070240759A1 (en) * | 2006-04-13 | 2007-10-18 | Applied Materials, Inc. | Stacked thin film photovoltaic module and method for making same using IC processing |
| US20070277875A1 (en) * | 2006-05-31 | 2007-12-06 | Kishor Purushottam Gadkaree | Thin film photovoltaic structure |
| TW200840068A (en) * | 2007-01-22 | 2008-10-01 | Solopower Inc | Roll-to-roll integration of thin film solar modules |
| US20090159111A1 (en) * | 2007-12-21 | 2009-06-25 | The Woodside Group Pte. Ltd | Photovoltaic device having a textured metal silicide layer |
| DE102008060404A1 (en) * | 2008-07-30 | 2010-02-11 | Helmholtz-Zentrum Berlin Für Materialien Und Energie Gmbh | Single-sided contacted thin-film solar module with an inner contact layer |
-
2008
- 2008-04-15 GB GB0806850A patent/GB2459274A/en not_active Withdrawn
-
2009
- 2009-04-02 KR KR1020167023784A patent/KR102015072B1/en active IP Right Grant
- 2009-04-02 US US12/937,959 patent/US8753957B2/en active Active
- 2009-04-02 DE DE112009000883T patent/DE112009000883T5/en active Pending
- 2009-04-02 KR KR1020107025635A patent/KR101699253B1/en active IP Right Grant
- 2009-04-02 CN CN2009801215243A patent/CN102084501B/en active Active
- 2009-04-02 WO PCT/NO2009/000130 patent/WO2009128721A2/en active Application Filing
- 2009-04-02 JP JP2011504951A patent/JP5663469B2/en active Active
-
2014
- 2014-05-02 US US14/268,640 patent/US10147830B2/en active Active
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5972732A (en) * | 1997-12-19 | 1999-10-26 | Sandia Corporation | Method of monolithic module assembly |
| US20070144578A1 (en) * | 2005-12-02 | 2007-06-28 | Bp Corporation North America Inc. | Means and Method for Electrically Connecting Photovoltaic Cells in a Solar Module |
| US20070227578A1 (en) * | 2006-03-31 | 2007-10-04 | Applied Materials, Inc. | Method for patterning a photovoltaic device comprising CIGS material using an etch process |
| US20080072953A1 (en) * | 2006-09-27 | 2008-03-27 | Thinsilicon Corp. | Back contact device for photovoltaic cells and method of manufacturing a back contact device |
Cited By (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US8409911B2 (en) | 2009-02-24 | 2013-04-02 | Sunpower Corporation | Methods for metallization of solar cells |
| US9070804B2 (en) | 2009-02-24 | 2015-06-30 | Sunpower Corporation | Back contact sliver cells |
| WO2011162380A1 (en) * | 2010-06-25 | 2011-12-29 | 三洋電機株式会社 | Solar cell, solar cell module, and method for manufacturing solar cell |
| WO2013140325A1 (en) | 2012-03-19 | 2013-09-26 | Renewable Energy Corporation Asa | Cell and module processing of semiconductor wafers for back-contacted solar photovoltaic module |
| US8766090B2 (en) | 2012-03-19 | 2014-07-01 | Rec Solar Pte. Ltd. | Method for metallization or metallization and interconnection of back contact solar cells |
| US8859322B2 (en) | 2012-03-19 | 2014-10-14 | Rec Solar Pte. Ltd. | Cell and module processing of semiconductor wafers for back-contacted solar photovoltaic module |
| US9293635B2 (en) | 2012-03-19 | 2016-03-22 | Rec Solar Pte. Ltd. | Back junction back contact solar cell module and method of manufacturing the same |
Also Published As
| Publication number | Publication date |
|---|---|
| KR20110004873A (en) | 2011-01-14 |
| JP2011517136A (en) | 2011-05-26 |
| DE112009000883T5 (en) | 2011-05-12 |
| US20140238463A1 (en) | 2014-08-28 |
| GB0806850D0 (en) | 2008-05-14 |
| US10147830B2 (en) | 2018-12-04 |
| KR20160106198A (en) | 2016-09-09 |
| CN102084501B (en) | 2013-07-03 |
| KR101699253B1 (en) | 2017-02-13 |
| JP5663469B2 (en) | 2015-02-04 |
| KR102015072B1 (en) | 2019-08-27 |
| WO2009128721A3 (en) | 2010-07-22 |
| GB2459274A (en) | 2009-10-21 |
| CN102084501A (en) | 2011-06-01 |
| US20110120531A1 (en) | 2011-05-26 |
| US8753957B2 (en) | 2014-06-17 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US10147830B2 (en) | Method for production of wafer based solar panels | |
| US8481845B2 (en) | Method to form a photovoltaic cell comprising a thin lamina | |
| US8455754B2 (en) | Solar cell element manufacturing method and solar cell element | |
| JP2017195401A (en) | High-efficiency solar power generation cell and module which use thin crystalline semiconductor absorber | |
| US20140370650A1 (en) | Monolithically isled back contact back junction solar cells using bulk wafers | |
| KR102015591B1 (en) | Active backplane for thin silicon solar cells | |
| US20090162966A1 (en) | Structure and method of formation of a solar cell | |
| US20090159111A1 (en) | Photovoltaic device having a textured metal silicide layer | |
| JP2015507848A (en) | Multi-level solar cell metallization | |
| WO2014127067A1 (en) | Monolithically isled back contact back junction solar cells using bulk wafers | |
| US10553743B2 (en) | Flexible crystalline ultra-thin Si solar cells | |
| US8114702B2 (en) | Method of manufacturing a monolithic thin-film photovoltaic device with enhanced output voltage | |
| WO2013130448A1 (en) | Bifacial crystalline silicon solar panel with reflector | |
| KR101396027B1 (en) | Ion implantation and annealing for high efficiency back-contact back-junction solar cells | |
| WO2013175354A2 (en) | A method for manufacturing a back contacted back junction solar cell module | |
| WO2015100392A2 (en) | Self aligned contacts for monolithically isled back contact back junction solar cells |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| WWE | Wipo information: entry into national phase |
Ref document number: 200980121524.3 Country of ref document: CN |
|
| 121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 09732685 Country of ref document: EP Kind code of ref document: A2 |
|
| WWE | Wipo information: entry into national phase |
Ref document number: 7259/DELNP/2010 Country of ref document: IN |
|
| WWE | Wipo information: entry into national phase |
Ref document number: 2011504951 Country of ref document: JP |
|
| DPE1 | Request for preliminary examination filed after expiration of 19th month from priority date (pct application filed from 20040101) | ||
| ENP | Entry into the national phase |
Ref document number: 20107025635 Country of ref document: KR Kind code of ref document: A |
|
| WWE | Wipo information: entry into national phase |
Ref document number: 12937959 Country of ref document: US |
|
| 122 | Ep: pct application non-entry in european phase |
Ref document number: 09732685 Country of ref document: EP Kind code of ref document: A2 |
|
| RET | De translation (de og part 6b) |
Ref document number: 112009000883 Country of ref document: DE Date of ref document: 20110512 Kind code of ref document: P |