WO2009118792A1 - Dispositif d’affichage à plasma - Google Patents

Dispositif d’affichage à plasma Download PDF

Info

Publication number
WO2009118792A1
WO2009118792A1 PCT/JP2008/000799 JP2008000799W WO2009118792A1 WO 2009118792 A1 WO2009118792 A1 WO 2009118792A1 JP 2008000799 W JP2008000799 W JP 2008000799W WO 2009118792 A1 WO2009118792 A1 WO 2009118792A1
Authority
WO
WIPO (PCT)
Prior art keywords
electrode
voltage
adjustment
address
plasma display
Prior art date
Application number
PCT/JP2008/000799
Other languages
English (en)
Japanese (ja)
Inventor
佐々木孝
高木彰浩
Original Assignee
株式会社日立製作所
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 株式会社日立製作所 filed Critical 株式会社日立製作所
Priority to PCT/JP2008/000799 priority Critical patent/WO2009118792A1/fr
Publication of WO2009118792A1 publication Critical patent/WO2009118792A1/fr

Links

Images

Classifications

    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/28Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels
    • G09G3/288Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels
    • G09G3/291Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels controlling the gas discharge to control a cell condition, e.g. by means of specific pulse shapes
    • G09G3/294Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels controlling the gas discharge to control a cell condition, e.g. by means of specific pulse shapes for lighting or sustain discharge
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00Control of display operating conditions
    • G09G2320/02Improving the quality of display appearance
    • G09G2320/0242Compensation of deficiencies in the appearance of colours
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00Control of display operating conditions
    • G09G2320/06Adjustment of display parameters
    • G09G2320/0666Adjustment of display parameters for control of colour parameters, e.g. colour temperature

Definitions

  • the present invention relates to a plasma display device.
  • the plasma display device has a plasma display panel (PDP) and a drive unit for driving the PDP.
  • a PDP is formed by bonding two glass substrates (a front glass substrate and a back glass substrate) to each other, and generates an image by generating discharge light in a space (discharge space) formed between the glass substrates. indicate.
  • the cells corresponding to the pixels in the image are self-luminous, and are coated with phosphors that generate red, green, and blue visible light in response to ultraviolet rays generated by discharge.
  • a field for displaying one screen is composed of a plurality of subfields.
  • the number of sustain discharges in the sustain period of the subfield is sequentially set to 2 n times (n is a positive integer).
  • the subfield used for displaying the image is selected according to the luminance of each color (red, green, and blue) of the image for each cell that generates red, green, and blue visible light. Thereby, a multi-tone color image is displayed.
  • the hue of an image displayed on the PDP is adjusted by reducing the number of gradations of a specific color. For example, when the red luminance is increased over the entire screen, the maximum number of sustain discharges generated in one field in cells that generate green and blue visible light is reduced compared to cells that generate red visible light. . In this case, the number of gradations of the color image decreases, and the luminance of the image decreases.
  • Patent Document 1 a technique for adjusting the hue of an image displayed on the PDP while maintaining the number of gradations of each color has been proposed (for example, see Patent Document 1).
  • the PDP of Patent Document 1 is synchronized with the pulse applied to the Y electrode during the sustain period on the address electrode of the cell corresponding to the low-luminance color in order to adjust the color of the image displayed on the PDP. Apply pulse at timing.
  • the X electrode and the Y electrode are arranged on the front glass substrate, and the address electrodes are arranged on the rear glass substrate.
  • a PDP in which three electrodes, that is, an X electrode, a Y electrode, and an address electrode are arranged on a front glass substrate has been proposed (see, for example, Patent Document 2).
  • the address electrode provided on the front glass substrate is disposed at a position overlapping the partition provided on the rear glass substrate.
  • the X electrode and the Y electrode are constituted by a bus electrode extending in a direction intersecting with the address electrode and a transparent electrode provided in each cell.
  • the transparent electrode of the Y electrode is disposed between the transparent electrode of the X electrode and the address electrode.
  • a transparent electrode of Y electrode is disposed between a transparent electrode of X electrode and an address electrode. Therefore, when a pulse is applied to the address electrode at a timing synchronized with the pulse applied to the Y electrode, the transparent electrode of the Y electrode may function as a shield for the electric field generated from the address electrode to the transparent electrode of the X electrode. is there. In this case, the electric field strength between the address electrode and the Y electrode and the X electrode cannot be efficiently increased, and there is a possibility that the discharge strength of the cell of a specific color cannot be increased.
  • An object of the present invention is to adjust the hue of an image displayed on a PDP in a state where the number of gradations of each color is maintained in a PDP device having a PDP in which three electrodes are provided on a front glass substrate.
  • the plasma display device has a plasma display panel (PDP) that displays a color image and a drive unit that drives the PDP.
  • the PDP has a first substrate and a second substrate that face each other through a discharge space.
  • the first substrate extends in the first direction and is spaced apart from each other, and a plurality of address electrodes extending in a second direction intersecting the first direction. have.
  • the second substrate has a plurality of partition walls extending in the second direction and arranged at intervals.
  • the cell is formed in a region surrounded by the first and second electrodes that make a pair with each other and the partition walls adjacent to each other.
  • the first and second electrodes protrude from the first electrode toward the second electrode for each cell and are adjacent to one of the partition walls constituting the cell, and from the second electrode toward the first electrode.
  • a second projecting portion disposed between the other of the partition walls constituting the projecting cell and the first projecting portion.
  • the address electrode is disposed between the other of the partition walls constituting the cell and the second protrusion.
  • the drive unit has a first drive circuit, a second drive circuit, and a third drive circuit.
  • the first driving circuit alternately applies a first voltage and a second voltage lower than the first voltage to the first electrode during a sustain period in which a sustain discharge is generated between the first and second electrodes of the cell.
  • the two-drive circuit applies a predetermined voltage having a voltage value between the first voltage and the second voltage to the second electrode during the sustain period.
  • the third driving circuit applies an adjustment voltage higher than a predetermined voltage to the address electrode in at least one of the periods in which the second voltage is applied to the first electrode during the sustain period.
  • the hue of an image displayed on the PDP can be adjusted while maintaining the number of gradations of each color.
  • FIG. 3 is a diagram illustrating an example of a subfield discharging operation for displaying an image on the PDP illustrated in FIG. 2. It is a figure which shows another example of the discharge operation
  • FIG. 1 shows an embodiment of the present invention.
  • a plasma display device (hereinafter also referred to as a PDP device) includes a plasma display panel 10 having a square plate shape (hereinafter also referred to as a PDP), an optical filter 20 provided on the image display surface 16 side (light output side) of the PDP 10, A front housing 30 disposed on the image display surface 16 side of the PDP 10, a rear housing 40 and a base chassis 50 disposed on the back surface 18 side of the PDP 10, and attached to the rear housing 40 side of the base chassis 50 to drive the PDP 10.
  • the PDP 10 includes a front substrate portion 12 (first substrate) that forms the image display surface 16 and a rear substrate portion 14 (second substrate) that faces the front substrate portion 12.
  • a discharge space (cell) (not shown) is formed between the front substrate portion 12 and the rear substrate portion 14.
  • the front substrate unit 12 and the back substrate unit 14 are formed of, for example, a glass substrate.
  • the optical filter 20 is affixed to a protective glass (not shown) attached to the opening 32 of the front housing 30.
  • the optical filter 20 may have a function of shielding electromagnetic waves.
  • the optical filter 20 may be directly attached to the image display surface 16 side of the PDP 10 instead of the protective glass.
  • FIG. 2 shows details of the main part of the PDP 10 shown in FIG.
  • An arrow D1 in the drawing indicates the first direction D1
  • an arrow D2 indicates the second direction D2 orthogonal to the first direction D1 in a plane parallel to the image display surface.
  • the discharge space DS is formed between the front substrate portion 12 and the rear substrate portion 14 (more specifically, the concave portion of the rear substrate portion 14).
  • the front substrate portion 12 is provided extending in the first direction D1 on the surface of the glass substrate FS that faces the glass substrate RS (the lower side in the figure), and a plurality of Xs arranged at intervals from each other.
  • a bus electrode XB and a Y bus electrode YB are provided.
  • an X transparent electrode XT (first projecting portion, first display electrode) extending in the second direction D2 from the X bus electrode XB to the Y bus electrode YB is connected to the X bus electrode XB.
  • a Y transparent electrode YT (second projecting portion, second display electrode) extending in the second direction D2 from the Y bus electrode YB to the X bus electrode XB is connected to the Y bus electrode YB.
  • the X transparent electrode XT and the Y transparent electrode YT face each other along the second direction D2.
  • the X bus electrode XB and the Y bus electrode YB are opaque electrodes formed of a metal material or the like, and the X transparent electrode XT and the Y transparent electrode YT are transparent that transmit visible light formed of an ITO film or the like.
  • the X electrode XE first electrode, sustain electrode
  • the Y electrode YE second electrode, scan electrode
  • a discharge is repeatedly generated between the X electrode XE and the Y electrode YE paired with each other (more specifically, between the X transparent electrode XT and the Y transparent electrode YT).
  • the transparent electrodes XT and YT may be disposed on the entire surface between the bus electrodes XB and YB to which the transparent electrodes XT and YT are connected and the glass substrate FS. Further, even if the electrodes (for example, the first and second protrusions) integrated with the bus electrodes XB and YB are formed of the same material (metal material or the like) as the bus electrodes XB and YB, instead of the transparent electrodes XT and YT, Good.
  • the electrodes XB, XT, YB, YT are covered with the dielectric layer DL.
  • the dielectric layer DL is an insulating film such as a silicon dioxide film formed by a CVD method.
  • a plurality of address electrodes AE extending in a direction perpendicular to the bus electrodes XB and YB (second direction D2) are provided on the dielectric layer DL (lower side in the figure).
  • the PDP of this embodiment has three electrodes (electrodes XE, YE, AE) on the front substrate portion 12.
  • the address electrode AE and the dielectric layer DL are covered with a protective layer PL.
  • the protective layer PL is formed of an MgO film having high secondary electron emission characteristics due to cation collision in order to easily generate discharge.
  • the back substrate portion 14 facing the front substrate portion 12 through the discharge space DS is formed in parallel with each other on the glass base RS and extends in a direction (second direction D2) orthogonal to the bus electrodes XB and YB. It has a partition wall (barrier rib) BR. That is, the barrier ribs BR are provided on the surface of the glass substrate RS that faces the glass substrate FS, extend in the second direction D2 that intersects the first direction D1, and are arranged at intervals.
  • a partition wall BR constitutes a side wall of the cell. Further, visible light of red (R), green (G), and blue (B) is generated on the side surface of the partition wall BR and the glass substrate RS between the adjacent partition walls BR by being excited by ultraviolet rays. Phosphors PHr, PHg, and PHb are respectively applied.
  • One pixel of the PDP 10 is composed of three cells that generate red, green, and blue light.
  • one cell (one color pixel) is formed in a region surrounded by the bus electrodes XB and YB and the partition wall BR as shown in FIG. 3 described later.
  • the PDP 10 is configured by arranging cells in a matrix to display a color image and alternately arranging a plurality of types of cells that generate light of different colors.
  • a display line is constituted by cells formed along the bus electrodes XB and YB.
  • the PDP 10 is configured by bonding the front substrate portion 12 and the rear substrate portion 14 so that the protective layer PL and the partition wall BR are in contact with each other, and enclosing a discharge gas such as Ne or Xe in the discharge space DS.
  • FIG. 3 shows an outline of the PDP 10 shown in FIG. 3 shows the state of the electrodes XB, XT, YB, YT, AE and the partition wall BR as viewed from the image display surface side (upper side in FIG. 2).
  • the meanings of the arrows in the figure are the same as those in FIG.
  • the cells CLr, CLg, and CLb in the figure indicate cells that generate red, green, and blue visible light, respectively.
  • the cells CLr, CLg, and CLb are also referred to as cells CL when they are not distinguished for each color.
  • the cell CL (CLr, CLg, CLb) is in a region (region surrounded by a broken line in the figure) surrounded by the pair of bus electrodes XB, YB and a pair of adjacent barrier ribs BR. It is formed.
  • address electrodes AEr, AEg, and AEb in the figure indicate address electrodes corresponding to the cells CLr, CLg, and CLb, respectively.
  • the address electrodes AEr, AEg, and AEb are also referred to as address electrodes AE when they are not distinguished for each color.
  • one pixel PX of the PDP 10 includes cells CLr, CLg, and CLb that generate red, green, and blue light. That is, the pixel PX includes a plurality of types of cells CL that respectively generate different colors of light.
  • the cell group for each color (for example, a red cell group, a green cell group, and a blue cell group) includes cells CL that generate light of the same color.
  • the red cell group includes cells CLr that generate red light.
  • the bus electrodes XB and YB are formed in parallel along the first direction D1, and are alternately arranged along the second direction D2.
  • the transparent electrode XT and the address electrode AE are arranged adjacent to one and the other of the partition walls BR on both sides of the cell CL, respectively, and the transparent electrode YT It arrange
  • the transparent electrode XT is provided for each cell CL, protrudes from the bus electrode XB toward the bus electrode YB paired with the bus electrode XB, and is formed on the barrier ribs BR (the barrier ribs constituting the cell CL) on both sides of the cell CL. It is arranged adjacent to one side.
  • the transparent electrode YT is provided for each cell CL, protrudes from the bus electrode YB toward the bus electrode XB paired with the bus electrode YB, and the partition BR on both sides of the cell CL (the partition BR constituting the cell CL). It arrange
  • the address electrode AE extends in the second direction D2 through each cell CL, and is arranged between the other of the partition walls BR on both sides of the cell CL (the one where the transparent electrode XT is not adjacent) and the transparent electrode YT.
  • the address electrode AE may be disposed at a position that partially overlaps the partition wall BR, or may be disposed at a position that partially overlaps the transparent electrode YT. That is, the address electrode AE is disposed at a position away from the transparent electrode XT and at a position close to the transparent electrode YT.
  • the inter-wiring capacitance between the address electrode AE and the transparent electrode XT can be made smaller than the inter-wiring capacitance between the address electrode AE and the transparent electrode YT.
  • power consumption of a circuit for driving the transparent electrode XT (sustain electrode XE) (for example, an X driver XDRV in FIG. 4 described later) can be reduced.
  • the transparent electrode YT is opposed to both the address electrode AE and the transparent electrode XT. Therefore, an address discharge can be generated between the address electrode AE and the transparent electrode YT of the target cell CL by applying a voltage between the address electrode AE and the scan electrode YE of the target cell CL. In addition, a sustain discharge can be generated between the transparent electrode XT and the transparent electrode YT of the cell CL selected by the address discharge by applying a voltage between the sustain electrode XE and the scan electrode YE.
  • FIG. 4 shows a configuration example of the field FLD for displaying an image of one screen.
  • the length of one field FLD is 1/60 second (about 16.7 ms), and is composed of, for example, eight subfields SF (SF1-SF8).
  • each subfield SF has a reset period RST, an address period ADR, and a sustain period SUS.
  • the amounts of wall charges accumulated in the electrodes XE, YE, and AE are adjusted in order to match the discharge start voltages (voltages at which address discharge in the address period ADR starts to occur) of all cells. It is a period.
  • the wall charges are, for example, plus charges and minus charges accumulated on the surface of the protective layer PL such as MgO shown in FIG. 2 in each cell.
  • the address period ADR is a period for selecting a cell to be lit in the sustain period SUS.
  • a cell to be lit in the sustain period SUS is selected by selectively generating an address discharge between the scan electrode YE and the address electrode AE in the address period, as shown in FIG.
  • the sustain period SUS is a period in which a sustain discharge is generated between the sustain electrode XE and the scan electrode YE of the cell (cell to be lit) selected in the address period ADR.
  • the length of the sustain period SUS varies depending on the subfield SF and depends on the number of discharges (luminance) of the cell. Therefore, it is possible to display a color image with multiple gradations by changing the combination of subfields SF to be lit.
  • the number of discharge cycles preset in the subfield SF1-8 is 4, 8, 16, 32, 64, 128, 256, and 512, respectively.
  • the cell is discharged twice during one discharge cycle (star mark in the figure).
  • FIG. 5 shows an outline of the circuit unit 60 shown in FIG. In FIG. 5, the description of the voltage applied to the electrodes XE, YE, and AE in the reset period RST is omitted.
  • the circuit unit 60 includes a power supply unit PWR, a memory unit MEM, a control unit CNT, an X driver XDRV (first drive circuit), a Y driver YDRV (second drive circuit), and an address driver ADRV (third drive circuit). Yes.
  • the power supply unit PWR generates power supply voltages Vs, ⁇ Vs, Vsc, Vsa and the like to be supplied to the drivers XDRV, YDRV, and ADRV.
  • the memory unit MEM is formed of, for example, DRAM (Dynamic RAM), SRAM (Static RAM), flash memory, or ROM, and various parameters of the PDP (for example, adjustment data indicating the color of an image displayed on the PDP and screen brightness) Is stored).
  • DRAM Dynamic RAM
  • SRAM Static RAM
  • flash memory or ROM
  • various parameters of the PDP for example, adjustment data indicating the color of an image displayed on the PDP and screen brightness
  • the adjustment data indicating the hue of the image displayed on the PDP is data indicating the balance of the brightness of red, green and blue light, and is controlled from the memory unit MEM to the control unit CNT by a color tone adjustment signal TCNT (adjustment signal).
  • TCNT adjustment signal
  • the color tone adjustment signal TCNT is a signal indicating the balance of luminance of red, green and blue light, for example.
  • adjustment data indicating the hue of the image displayed on the PDP is adjusted in the manufacturing process of the PDP and stored in the memory unit MEM.
  • an operation unit such as a remote controller is operated by the user to adjust the hue of the image
  • adjustment data indicating the hue of the image to be adjusted is stored in the memory unit MEM.
  • the control unit CNT has a color tone adjustment unit ADJ (adjustment unit) for adjusting the hue of the image displayed on the PDP.
  • the color tone adjustment unit ADJ is an adjustment that is one of color-specific cell groups including cells that generate light of the same color in order to adjust the hue of an image (color image) displayed on the PDP. Select a cell group.
  • the adjustment cell group is a cell group to which an adjustment pulse AJP (adjustment voltage) shown in FIG. 7 described later is applied to the address electrode AE in order to adjust the color of the image. Details of the operation of the color tone adjustment unit ADJ will be described later with reference to FIG.
  • control unit CNT controls the operation of the drivers XDRV, YDRV, and ADRV.
  • the control unit CNT sequentially receives the image data R0-7, G0-7, and B0-7, and based on the received image data R0-7, G0-7, and B0-7, the cells constituting the pixel PX
  • the subfield to be used is selected for each CL. Thereby, a multi-tone color image is displayed.
  • the control unit CNT outputs control signals YCNT, XCNT, and ACNT indicating subfields used by each cell CL to the drivers YDRV, XDRV, and ADRV.
  • the control signal ACNT includes a control signal for applying the adjustment pulse AJP to the address electrode AE.
  • the drivers XDRV, YDRV, and ADRV operate as a drive unit that drives the PDP 10.
  • the X driver XDRV commonly applies a sustain pulse (for example, voltages Vs and ⁇ Vs) to the bus electrode XB during the sustain period SUS.
  • the Y driver YDRV maintains the bus electrode YB at a common constant voltage (for example, ground voltage) in the sustain period SUS, and selectively selects the scan pulse (for example, voltage Vsc) for the bus electrode YB in the address period ADR. Apply to.
  • the address driver ADRV selectively applies an address pulse (for example, a waveform voltage that returns from the voltage Vsa to the voltage Vsa via the ground voltage) to the address electrode AE in the address period ADR. Further, the address driver ADRV applies an adjustment pulse AJP (adjustment voltage, for example, voltage Vsa) shown in FIG. 7 described later to the address electrode AE of the adjustment cell group in the sustain period SUS.
  • an address pulse for example, a waveform voltage that returns from the voltage Vsa to the voltage Vsa via the ground voltage
  • FIG. 6 shows an example of the operation of the color tone adjustment unit ADJ shown in FIG.
  • the process shown in FIG. 6 may be realized only by hardware, or may be realized by controlling the hardware by software.
  • the color tone adjustment unit ADJ receives a color tone adjustment signal TCNT for adjusting the hue of an image displayed on the PDP.
  • the color tone adjustment unit ADJ receives a color tone adjustment signal TCNT from the memory unit MEM when a power supply of a PDP (not shown) is turned on.
  • the color tone adjustment unit ADJ receives the color tone adjustment signal TCNT when an operation unit (not shown) such as a remote controller is operated by the user to adjust the hue of the image. Therefore, the color tone adjustment unit ADJ performs the process of FIG. 6 every time it receives the color tone adjustment signal TCNT.
  • the color tone adjustment unit ADJ selects an adjustment cell group from cell groups for each color (for example, a red cell group, a green cell group, and a blue cell group) based on the color tone adjustment signal TCNT. For example, when the color tone adjustment unit ADJ receives a color tone adjustment signal TCNT indicating that the red luminance is increased over the entire screen and the green luminance is decreased over the entire screen, the red and blue cell groups are adjusted to the adjusted cell group. Select as each. In this case, the adjustment pulse AJP is not applied to the address electrode of the green cell group.
  • the color tone adjustment unit ADJ sets the number of times (adjustment frequency) of applying the adjustment pulse AJP (adjustment voltage) to the address electrode AE during one field FLD for each adjustment cell group based on the color tone adjustment signal TCNT. .
  • the color tone adjustment unit ADJ sets the number of adjustments 1020 times for the red cell group, and sets the number of adjustments 510 times for the blue cell group.
  • the blue luminance is set higher than the green luminance and lower than the red luminance.
  • the color tone adjustment unit ADJ is set in process 300 according to the number of sustain discharges set in each subfield SF (for example, the number of discharge cycles shown in FIG. 4 described above) for each adjustment cell group.
  • the adjusted number of adjustments is distributed to each subfield SF.
  • the color tone adjustment unit ADJ distributes the number of adjustments to each subfield SF in accordance with the ratio of the number of discharge cycles of each subfield SF to the number of discharge cycles of one field FLD.
  • the number of adjustments distributed to the subfields SF1-8 is 4, 8, 16, 32, 64, 128, 256, 512.
  • the adjustment times distributed to the subfields SF1-8 are 2, 4, 8, 16, 32, 64, 128, and 256, respectively.
  • the ratio between the number of discharge cycles and the number of adjustments in each subfield SF is set to be equal to each other.
  • the ratio between the number of discharge cycles and the number of adjustments in each subfield SF may not be set equal to each other.
  • the number of adjustments in one field FLD is 64
  • the number of adjustments distributed to subfields SF1-8 is 0, 1, 1, 2, 4, 8, 16, and 32, respectively.
  • the number of adjustments in one field FLD is 400
  • the number of adjustments distributed to the subfields SF1-8 is 2, 3, 6, 13, 25, 50, 100, and 101, respectively.
  • the information indicating the distributed number of adjustments is included in the control signal ACNT and transmitted to the address driver ADRV as described above.
  • the red luminance of the image displayed on the PDP can be increased over the entire screen, and the green luminance can be decreased over the entire screen.
  • the maximum number of sustain discharges generated in one field FLD of the green cell group is set to the cells of other colors (red, blue). There is no need to reduce it compared to the group. That is, in this embodiment, even when the green luminance is lowered on the entire screen, the number of gradations of green is maintained the same as the number of gradations of other colors (red and blue). In other words, in this embodiment, the hue of the image displayed on the PDP can be adjusted while maintaining the number of gradations of each color.
  • FIG. 7 shows an example of the discharge operation of the subfield SF for displaying an image on the PDP 10 shown in FIG.
  • FIG. 7 shows an example of the discharge operation of subfield SF1 when the red and blue cell groups are selected as the adjustment cell groups.
  • the star in the figure indicates the occurrence of discharge.
  • the waveform voltages of the electrodes XE, YE, and AE shown in FIG. 7 are applied to the electrodes XE, YE, and AE, for example, by the drivers XDRV, YDRV, and ADRV shown in FIG.
  • the number of adjustments 1020 times in one field FLD is set in a red cell group, and the number of adjustments 510 times in one field FLD is set in a blue cell group. That is, the numbers of adjustments set in the subfield SF1 of the red and blue cell groups are 4 and 2, respectively.
  • a predetermined voltage (the ground voltage GND in the figure) is applied to the sustain electrode XE (the bus electrode XB and the transparent electrode XT), and a negative write voltage (write blunt wave) that gently falls is scanned.
  • the positive voltage Vsa is applied to the address electrode AE (FIG. 7A).
  • wall charges are accumulated in the electrodes XE, YE, and AE, respectively, while suppressing the light emission of the cell.
  • negative wall charges, positive wall charges, and negative wall charges are accumulated in sustain electrode XE, scan electrode YE, and address electrode AE, respectively.
  • sustain electrode XE is maintained at ground voltage GND, and a positive adjustment voltage (adjustment blunt wave) that gradually increases is applied to scan electrode YE, and ground voltage GND is applied to address electrode AE (FIG. 7).
  • a positive adjustment voltage adjustment blunt wave
  • scan electrode YE scan electrode YE
  • address electrode AE address electrode AE
  • the maximum value of the adjustment voltage is a voltage lower than the voltage Vs.
  • the sustain electrode XE is maintained at the ground voltage GND, and the positive voltage Vsa is applied to the address electrode AE (FIG. 7C). Then, a scan pulse (voltage Vsc) serving as an anode during address discharge is applied to the scan electrode YE, and an address pulse (ground voltage GND) serving as a cathode during address discharge is applied to the address electrode AE corresponding to the lighted cell. (FIG. 7D).
  • a discharge is temporarily generated between the scan electrode YE and the address electrode AE (address discharge), and this discharge is used as a trigger to temporarily stop between the sustain electrode XE and the scan electrode YE. Discharge (address discharge) occurs. Thereby, a cell to be lit in the sustain period SUS is selected.
  • the sustain electrode XE becomes a cathode with respect to the scan electrode YE at the time of address discharge by the ground voltage GND lower than the voltage Vsc.
  • the address electrode AE becomes a cathode with respect to the scanning electrode YE at the time of address discharge by a ground voltage GND (address pulse which becomes a cathode at the time of address discharge) lower than the voltage Vsc. That is, the scan electrode YE becomes an anode with respect to the sustain electrode XE and the address electrode AE at the time of address discharge by the voltage Vsc (a scan pulse that becomes an anode at the time of address discharge). For this reason, in the cell selected by the address discharge, positive and negative wall charges are accumulated in the sustain electrode XE and the scan electrode YE, respectively.
  • the voltage Vsc of the scan pulse is higher than the maximum value of the adjustment voltage. Further, the voltage difference between the voltage Vsc and the voltage Vsa is smaller than the discharge start voltage (the lowest voltage that causes discharge) between the address electrode AE and the scan electrode YE. Thereby, it is possible to prevent erroneous discharge from occurring between the address electrode AE maintained at the voltage Vsa and the scan electrode YE to which the scan pulse (voltage Vsc) is applied.
  • the second address pulse (ground voltage GND) shown in the waveform of the address electrode AE is applied to select a cell in another display line (FIG. 7E).
  • a positive sustain pulse (first voltage, voltage Vs) is applied to the sustain electrode XE, and a constant voltage Vb (predetermined voltage), which is an intermediate voltage between the voltage Vs and the voltage ⁇ Vs, is applied.
  • Vb predetermined voltage
  • the scan electrode YE and the ground voltage GND is applied to the address electrode AE (FIG. 7F).
  • the voltage Vb is the ground voltage GND that is an average value of the voltage Vs and the voltage ⁇ Vs.
  • the voltage Vb may be a constant voltage having a voltage value between the voltage Vs and the voltage ⁇ Vs.
  • the voltage between the sustain electrode XE and the scan electrode YE is the voltage It becomes larger than Vs.
  • the voltage between sustain electrode XE and scan electrode YE becomes larger than the discharge start voltage between sustain electrode XE and scan electrode YE, and discharge (sustain discharge) occurs between sustain electrode XE and scan electrode YE. appear.
  • negative and positive wall charges are accumulated in the sustain electrode XE to which the voltage Vs is applied and the scan electrode YE to which the ground voltage GND is applied, respectively.
  • a negative sustain pulse (second voltage, voltage ⁇ Vs) is applied to sustain electrode XE, scan electrode YE and address electrode AEg are maintained at ground voltage GND, respectively, and adjustment pulse AJP (adjustment voltage Vsa) Are applied to the address electrodes Ar and AEb, respectively (FIG. 7G).
  • Vsa adjustment voltage
  • the negative and positive wall charges are accumulated in the sustain electrode XE and the scan electrode YE, respectively.
  • the voltage between the electrodes YE becomes larger than the discharge start voltage.
  • a discharge sustain discharge
  • the adjustment pulse AJP is applied to the address electrodes AE (AEr, AEb) in synchronization with the negative sustain pulse (low level period LP1 in FIG. 7). That is, the adjustment voltage Vsa higher than the constant voltage Vb is applied to the address electrodes Ar and AEb in at least one of the periods (low level period LP) in which the voltage ⁇ Vs is applied to the sustain electrodes XE.
  • the adjustment voltage Vsa higher than the constant voltage Vb is one of the adjustment cell groups in the low level period LP1 in which the voltage (voltage ⁇ Vs) of the sustain electrode XE is lower than the constant voltage Vb (the ground voltage GND in the figure).
  • the adjustment voltage Vsa is the same voltage as the positive voltage Vsa maintained at the address electrode AE during the address period ADR.
  • the red and blue cell groups to which the adjustment voltage Vsa is applied to the address electrode AE in the cells to be lit, there is an electric field from the address electrode AE to the transparent electrode XT in addition to the electric field from the transparent electrode YT to the transparent electrode XT. appear. That is, in the cells in which the red and blue cell groups are lit, a stronger electric field is generated in the transparent electrode XT than the other color (for example, green) cell groups. Thereby, in the lighted cells of the red and blue cell groups, many cations collide with the protective layer PL on the transparent electrode XT, and a strong discharge is generated.
  • the electric field generated from the adjustment voltage Vsa is directed from the transparent electrode YT to the address electrode AE.
  • the electric field generated from the adjustment voltage Vsa is directed from the transparent electrode YT to the address electrode AE.
  • the electric field from the address electrode AE to the transparent electrode XT is weak, so a strong electric field is applied to the transparent electrode XT. May not occur.
  • the voltage Vb of the transparent electrode YT is lower than the adjustment voltage Vsa, in the cells that are lit in the adjustment cell group (red and blue cell groups in the example in the figure)
  • the electric field strength between the address electrode AE and the transparent electrode YT and the transparent electrode XT can be increased, and the discharge strength can be increased.
  • the brightness of the cells to be lit in the adjustment cell group red and blue cell groups in the example in the figure
  • the adjustment voltage Vsa is applied to the address electrodes AER and AEb corresponding to the red and blue cell groups, respectively, and the address electrode AEg is maintained at the ground voltage GND.
  • luminance of the cell which the red and blue cell group lights can be made high.
  • the adjustment voltage Vsa is applied to the address electrode AERr corresponding to the red cell group, and the address electrodes AEg and AEb are maintained at the ground voltage GND.
  • luminance of the cell which a red cell group lights can be made high. Therefore, in the example of the figure, when the luminance of each color when the adjustment pulse AJP is not applied is the same, the application of the adjustment pulse AJP increases the red luminance of the image displayed on the PDP over the entire screen, and The green brightness can be lowered throughout the screen.
  • the number of adjustment pulses AJP (adjustment voltage Vsa) indicated by the number of adjustments set by the adjustment unit ADJ is synchronized with the negative sustain pulse (low level period LP) during the sustain period SUS. Then, it is applied to the address electrode AE. That is, the number of low level periods LP to which the adjustment voltage Vsa is applied by the address driver ADRV is equal to the number of adjustments.
  • a bias voltage (for example, ground voltage GND) equal to or lower than the constant voltage Vb is applied to the address electrode during a period when the adjustment voltage Vsa is not applied to the address electrode AE.
  • the address electrode AE is maintained at a bias voltage (for example, the ground voltage GND) equal to or lower than the constant voltage Vb during the sustain period SUS.
  • the scan electrode YE is maintained at the constant voltage Vb (for example, the ground voltage GND), and the sustain pulse is applied to the sustain electrode XE.
  • the number of adjustment pulses AJP adjusted voltage Vsa higher than the constant voltage Vb
  • the number of adjustments set by the adjustment unit ADJ are negative sustain pulses (low level period LP). Synchronously with this, it is applied to the address electrode AE of the adjustment cell group.
  • luminance of the visible light which the cell of an adjustment cell group emits can be made high in the state which maintained the number of gradations of each color.
  • the hue of the image displayed on the PDP can be adjusted while maintaining the number of gradations of each color.
  • one pixel includes three cells (red (R), green (G), and blue (B)) has been described.
  • the present invention is not limited to such an embodiment.
  • one pixel may be composed of four or more cells.
  • one pixel may be composed of cells that generate colors other than red (R), green (G), and blue (B), and one pixel may be red (R), green (G), A cell that generates a color other than blue (B) may be included.
  • the second direction D2 may intersect the first direction D1 in a substantially perpendicular direction (for example, 90 ° ⁇ 5 °). Also in this case, the same effect as the above-described embodiment can be obtained.
  • the present invention is applied to a plasma display panel in which one field is composed of eight subfields SF1-8 has been described.
  • the present invention is not limited to such an embodiment.
  • the present invention may be applied to a plasma display panel in which one field is composed of 10 or more subfields.
  • the subfields SF1-8 (FIG. 4) in the field FLD may not be sequentially arranged.
  • subfield SF8 may be arranged near the center of field FLD.
  • the adjustment pulse AJP is applied to the address electrode AE in the low level period LP in the first half of the sustain period SUS when the number of the adjustment pulses AJP is smaller than the number of the low level periods LP.
  • the present invention is not limited to such an embodiment.
  • the adjustment pulse AJP is an address electrode in the low level period LP near the center of the sustain period SUS (for example, the low level periods LP2 and LP3 in FIG. 7).
  • the adjustment pulse AJP may be applied to the address electrode AE in the low level period LP (for example, the low level periods LP3 and LP4 in FIG.
  • the adjustment pulse AJP may be applied to the address electrode AE in a discontinuous low level period LP (for example, the low level periods LP2 and LP4 in FIG. 7). Also in this case, the same effect as the above-described embodiment can be obtained.
  • the sustain discharge may not be stable. Therefore, when the adjustment pulse AJP is applied to the address electrode AE in the low level period LP excluding the first low level period LP1, the sustain discharge is performed. Can be prevented from becoming unstable. Further, when the adjustment pulse AJP is applied to the address electrode AE in the low level period LP excluding the last low level period LP (for example, the low level period LP4 in FIG. 7), for example, the wall charges of only the lighted cells are reduced. A discharge for decreasing (for example, the last discharge in the sustain period SUS in FIG. 7) or the like can be stably generated. When the adjustment pulse AJP is applied to the address electrode AE at intervals (for example, the low level periods LP2 and LP4 in FIG. 7), each sustain discharge can be stably generated.
  • the scan pulse (voltage Vsc) serving as the anode during address discharge and the address pulse (ground voltage GND) serving as the cathode during address discharge are applied to the scan electrode YE and the address electrode AE, respectively.
  • An example was described.
  • the present invention is not limited to such an embodiment.
  • a scan pulse (voltage -Vsc2) that becomes a cathode during address discharge and an address pulse (voltage Vsa2) that becomes an anode during address discharge are applied to the scan electrode YE and the address electrode AE.
  • Each may be applied. Also in this case, the same effect as the above-described embodiment can be obtained.
  • FIG. 8 shows another example of the subfield discharge operation for displaying an image on the PDP.
  • the polarity of the voltage applied between the scan electrode YE and the address electrode AE and the polarity of the voltage applied between the scan electrode YE and the sustain electrode XE are shown in FIG. It is different from the waveform. Detailed description of the same operations as those in FIG. 7 described above will be omitted. The meaning of the asterisk in the figure is the same as in FIG.
  • the ground voltage GND is applied to the sustain electrode XE and the address electrode AE, respectively, and a positive write voltage (write blunt wave) that gradually increases is applied to the scan electrode YE (FIG. 8 (a2)).
  • a positive write voltage write blunt wave
  • positive wall charges, negative wall charges, and positive wall charges are accumulated in sustain electrode XE, scan electrode YE, and address electrode AE, respectively.
  • sustain electrode XE and address electrode AE are maintained at ground voltage GND, and a negative adjustment voltage (adjustment blunt wave) that gently falls is applied to scan electrode YE (FIG. 8 (b2)).
  • a negative adjustment voltage adjustment blunt wave
  • scan electrode YE scan electrode YE
  • the minimum value of the adjustment voltage is a voltage higher than the voltage ⁇ Vs.
  • the sustain electrode XE and the address electrode AE are maintained at the ground voltage GND, and a negative bias voltage is applied to the scan electrode YE (FIG. 8 (c2)). Then, a scan pulse (voltage -Vsc2) serving as a cathode during address discharge is applied to the scan electrode YE, and an address pulse (voltage Vsa2) serving as an anode during address discharge is applied to the address electrode AE corresponding to the lighted cell. (FIG. 8 (d2)).
  • the scan pulse voltage ⁇ Vsc2 is lower than the minimum value of the adjustment voltage.
  • a discharge is temporarily generated between the scan electrode YE and the address electrode AE (address discharge), and this discharge is used as a trigger to temporarily stop between the sustain electrode XE and the scan electrode YE.
  • Discharge (address discharge) occurs. Thereby, a cell to be lit in the sustain period SUS is selected.
  • the address discharge negative and positive wall charges are accumulated in the sustain electrode XE and the scan electrode YE, respectively.
  • the second address pulse ground voltage GND
  • FIG. 8 (e2) another display line
  • a negative sustain pulse (second voltage, voltage ⁇ Vs) is first applied to the sustain electrode XE, and a constant voltage Vb having a voltage value between the voltage Vs and the voltage ⁇ Vs is scanned. It is applied to the electrode YE (FIG. 8 (f2)). Further, the ground voltage GND is applied to the address electrode AEg, and the adjustment pulse AJP (adjustment voltage Vsa2) is applied to the address electrodes Ar and AEb, respectively (low level period LP1 in FIG. 8).
  • the voltage Vb is a ground voltage GND that is intermediate between the voltage Vs and the voltage ⁇ Vs.
  • the adjustment voltage Vsa2 is the same voltage as the address pulse voltage Vsa2 in the address period ADR. Therefore, in this embodiment, it is not necessary to newly generate a power supply voltage for the adjustment pulse AJP, and the configuration of the circuit unit 60 (for example, the power supply unit PWR and the address driver ADRV) can be simplified.
  • the address electrode AE is directed to the transparent electrode XT.
  • An electric field is generated. Accordingly, in the cells that are lit in the adjustment cell group (red and blue cell groups in the example in the figure), the discharge intensity is increased and visible light with high luminance is generated. As a result, in the example shown in the figure, the brightness of the lighted cells of the red and blue cell groups can be increased.
  • a positive sustain pulse (first voltage, voltage Vs) is applied to the sustain electrode XE, and the scan electrode YE and the address electrode AE are maintained at the ground voltage GND (FIG. 8 (g2)).
  • first voltage, voltage Vs first voltage
  • Vs positive voltage
  • negative wall charges are accumulated in the sustain electrode XE and the scan electrode YE, respectively.
  • the voltage between the electrodes YE becomes larger than the discharge start voltage.
  • the sustain pulses (voltage -Vs, voltage Vs) having different polarities with respect to the voltage Vb (ground voltage GND) are alternately applied to the sustain electrodes XE (FIG. 8 (f2, g2)).
  • the discharge of the cells that are lit during the sustain period SUS is repeated.
  • the adjustment voltage Vsa is applied to the address electrodes AEr and AEb corresponding to the red and blue cell groups, respectively, and the address electrode AEg is maintained at the ground voltage GND. Thereby, the brightness
  • the adjustment voltage Vsa is applied to the address electrode AERr corresponding to the red cell group, and the address electrodes AEg and AEb are maintained at the ground voltage GND. Thereby, the brightness
  • the application of the adjustment pulse AJP increases the red luminance of the image displayed on the PDP over the entire screen, and Green brightness can be reduced on the entire screen.
  • the power supply unit PWR shown in FIG. 4 generates the power supply voltages Vsc2 and Vsa2 instead of the power supply voltages Vsc and Vsa.
  • the drivers XDRV, YDRV, and ADRV shown in FIG. 5 described above are the waveforms of the electrodes XE, YE, and AE shown in FIG. 8 instead of the waveform voltages of the electrodes XE, YE, and AE shown in FIG. A voltage is applied to each of the electrodes XE, YE, and AE. Also in this case, the same effect as the above-described embodiment can be obtained.
  • the present invention can be applied to a plasma display device.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Power Engineering (AREA)
  • Plasma & Fusion (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
  • Control Of Gas Discharge Display Tubes (AREA)

Abstract

L’invention concerne un dispositif d’affichage à plasma comportant un panneau d’affichage à plasma (PDP) et une unité de polarisation dynamique.  Le PDP comprend un premier substrat sur lequel sont disposées une première électrode, une deuxième électrode et une électrode d’adressage et un second substrat sur lequel est disposée une paroi de division.  L’unité de polarisation dynamique comprend des premier, deuxième, et troisième circuits de polarisation dynamique.  Par exemple, pendant une période soutenue, le premier circuit de polarisation dynamique applique alternativement une première tension et une seconde tension à la première électrode et le deuxième circuit de polarisation dynamique applique une tension prédéterminée dont la valeur est comprise entre la première tension et la deuxième tension à la deuxième électrode.  Le troisième circuit de polarisation dynamique applique une tension d’ajustement supérieure à la tension prédéterminée à l’électrode d’adressage au moins dans l’une des périodes pendant lesquelles la deuxième tension est appliquée à la première électrode.  Par conséquent une nuance de couleur d’une image affichée sur le PDP peut être réglée.
PCT/JP2008/000799 2008-03-28 2008-03-28 Dispositif d’affichage à plasma WO2009118792A1 (fr)

Priority Applications (1)

Application Number Priority Date Filing Date Title
PCT/JP2008/000799 WO2009118792A1 (fr) 2008-03-28 2008-03-28 Dispositif d’affichage à plasma

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/JP2008/000799 WO2009118792A1 (fr) 2008-03-28 2008-03-28 Dispositif d’affichage à plasma

Publications (1)

Publication Number Publication Date
WO2009118792A1 true WO2009118792A1 (fr) 2009-10-01

Family

ID=41113036

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2008/000799 WO2009118792A1 (fr) 2008-03-28 2008-03-28 Dispositif d’affichage à plasma

Country Status (1)

Country Link
WO (1) WO2009118792A1 (fr)

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002008548A (ja) * 2000-06-22 2002-01-11 Nec Corp 面放電型プラズマディスプレイパネル
JP2002062843A (ja) * 1999-06-30 2002-02-28 Fujitsu Ltd 駆動装置、駆動方法、プラズマディスプレイパネルの電源回路およびプラズマディスプレイパネル駆動用パルス電圧発生回路
JP2005310785A (ja) * 2004-04-20 2005-11-04 Samsung Sdi Co Ltd プラズマディスプレイパネル及びその製造方法
JP2006113592A (ja) * 2004-10-14 2006-04-27 Lg Electron Inc プラズマディスプレイパネルの駆動方法
JP2006302866A (ja) * 2005-03-23 2006-11-02 Pioneer Electronic Corp プラズマディスプレイパネル

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002062843A (ja) * 1999-06-30 2002-02-28 Fujitsu Ltd 駆動装置、駆動方法、プラズマディスプレイパネルの電源回路およびプラズマディスプレイパネル駆動用パルス電圧発生回路
JP2002008548A (ja) * 2000-06-22 2002-01-11 Nec Corp 面放電型プラズマディスプレイパネル
JP2005310785A (ja) * 2004-04-20 2005-11-04 Samsung Sdi Co Ltd プラズマディスプレイパネル及びその製造方法
JP2006113592A (ja) * 2004-10-14 2006-04-27 Lg Electron Inc プラズマディスプレイパネルの駆動方法
JP2006302866A (ja) * 2005-03-23 2006-11-02 Pioneer Electronic Corp プラズマディスプレイパネル

Similar Documents

Publication Publication Date Title
JP3429438B2 (ja) Ac型pdpの駆動方法
KR100825164B1 (ko) 플라즈마 디스플레이 장치의 구동 방법 및 플라즈마디스플레이 장치
US7907103B2 (en) Plasma display apparatus and driving method thereof
JPH11297211A (ja) 交流放電型プラズマディスプレイパネル及びその駆動方法
KR20030035996A (ko) 플라즈마 표시장치 및 그 구동방법
JPH10123999A (ja) カラー表示用プラズマディスプレイパネルおよびその駆動方法
JP4415217B2 (ja) プラズマディスプレイパネルの駆動方法
JP2006194948A (ja) プラズマディスプレイパネルの駆動方法及びプラズマディスプレイ装置
JP4089759B2 (ja) Ac型pdpの駆動方法
KR20070029093A (ko) 플라즈마 디스플레이 장치
JP4240160B2 (ja) Ac型pdpの駆動方法及びプラズマ表示装置
KR20030035967A (ko) 교류형 플라즈마표시패널의 구동방법
WO2004070695A1 (fr) Appareil d'affichage et procede de commande d'un appareil d'affichage
JP2004031198A (ja) 表示装置及び表示パネルの駆動方法
JP2006039479A (ja) プラズマディスプレイパネルの駆動方法
WO2009118792A1 (fr) Dispositif d’affichage à plasma
KR100364713B1 (ko) 에이디에스 방식 피디피의 구동방법_
JP5229233B2 (ja) プラズマディスプレイパネルの駆動方法およびプラズマディスプレイ装置
JP2009210727A (ja) プラズマディスプレイパネルの駆動方法
JP5150632B2 (ja) プラズマディスプレイパネルの駆動方法およびプラズマディスプレイ装置
WO2009104220A1 (fr) Unité d'affichage plasma
KR20060086775A (ko) 플라즈마 디스플레이 패널의 구동방법
JPH08297480A (ja) 表示制御方法及び装置並びにこれを用いた表示装置
US20120299981A1 (en) Plasma display device and method for driving a plasma display panel
JP2005157338A (ja) プラズマディスプレイパネルの駆動方法およびプラズマディスプレイ装置

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 08720666

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 08720666

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: JP