WO2009016705A1 - 通信装置 - Google Patents

通信装置 Download PDF

Info

Publication number
WO2009016705A1
WO2009016705A1 PCT/JP2007/064812 JP2007064812W WO2009016705A1 WO 2009016705 A1 WO2009016705 A1 WO 2009016705A1 JP 2007064812 W JP2007064812 W JP 2007064812W WO 2009016705 A1 WO2009016705 A1 WO 2009016705A1
Authority
WO
WIPO (PCT)
Prior art keywords
communication device
processing part
output
processing
redundant
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/JP2007/064812
Other languages
English (en)
French (fr)
Inventor
Takahiro Shirakawa
Kousuke Nakamura
Toshitsugu Hagio
Hiroaki Yamamoto
Hideki Matsui
Yutaka Aoki
Chiaki Tahara
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to PCT/JP2007/064812 priority Critical patent/WO2009016705A1/ja
Publication of WO2009016705A1 publication Critical patent/WO2009016705A1/ja
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/1608—Error detection by comparing the output signals of redundant hardware
    • G06F11/1625—Error detection by comparing the output signals of redundant hardware in communications, e.g. transmission, interfaces
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/22—Arrangements for detecting or preventing errors in the information received using redundant apparatus to increase reliability

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Hardware Redundancy (AREA)

Abstract

　本発明は冗長構成型の通信装置に関し、回路規模の増大を抑えるとともに、設定情報の異常を検出することが可能な通信装置を提供することを目的とし、それぞれが現用系と予備系とに交互に割り当てられ、外部の通信相手から供給される入力データに対し同時並行で互いに同じ処理を実行し出力する第１処理部と第２処理部とを有する冗長構成型の通信装置において、第１処理部が出力した出力データと第２処理部が出力した出力データとを比較することによって第１処理部および第２処理部のエラーを検出する比較部を備えたことを特徴とする。
PCT/JP2007/064812 2007-07-27 2007-07-27 通信装置 Ceased WO2009016705A1 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
PCT/JP2007/064812 WO2009016705A1 (ja) 2007-07-27 2007-07-27 通信装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/JP2007/064812 WO2009016705A1 (ja) 2007-07-27 2007-07-27 通信装置

Publications (1)

Publication Number Publication Date
WO2009016705A1 true WO2009016705A1 (ja) 2009-02-05

Family

ID=40303952

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2007/064812 Ceased WO2009016705A1 (ja) 2007-07-27 2007-07-27 通信装置

Country Status (1)

Country Link
WO (1) WO2009016705A1 (ja)

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63245735A (ja) * 1987-03-31 1988-10-12 Nec Corp デ−タ処理装置
JPH01246639A (ja) * 1988-03-29 1989-10-02 Nec Corp 比較エラー検出制御回路
JPH07129427A (ja) * 1993-11-01 1995-05-19 Fujitsu Ltd Ｅｃｃコードによるデータの比較チェック方法
JP2774299B2 (ja) * 1989-02-15 1998-07-09 日本信号株式会社 バス同期型制御装置
JP2933479B2 (ja) * 1993-12-16 1999-08-16 日本電気株式会社 デジタル信号伝送装置
JP3464649B2 (ja) * 2000-12-27 2003-11-10 松下電器産業株式会社 送信装置、受信装置および通信方法

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63245735A (ja) * 1987-03-31 1988-10-12 Nec Corp デ−タ処理装置
JPH01246639A (ja) * 1988-03-29 1989-10-02 Nec Corp 比較エラー検出制御回路
JP2774299B2 (ja) * 1989-02-15 1998-07-09 日本信号株式会社 バス同期型制御装置
JPH07129427A (ja) * 1993-11-01 1995-05-19 Fujitsu Ltd Ｅｃｃコードによるデータの比較チェック方法
JP2933479B2 (ja) * 1993-12-16 1999-08-16 日本電気株式会社 デジタル信号伝送装置
JP3464649B2 (ja) * 2000-12-27 2003-11-10 松下電器産業株式会社 送信装置、受信装置および通信方法

Similar Documents

Publication Publication Date Title
WO2008141063A3 (en) Interrupt-related circuits, systems, and processes
WO2009000639A3 (en) System and method for error correction and detection in a memory system
WO2013176954A8 (en) Optimized link training and management mechanism
WO2009108725A3 (en) Techniques to manage audio settings
WO2007113801A3 (en) In-vivo sensing device and method for communicating between imagers and processor thereof
TW200700755A (en) System and scanout circuits with error resilience circuit
WO2012087901A3 (en) Communications architecture for providing data communication, synchronization and fault detection between isolated modules
EA200971021A1 (ru) Система мониторинга
IN2012DN02047A (ja)
WO2007078672A3 (en) Performing a cyclic redundancy checksum operation responsive to a user-level instruction
WO2009022301A3 (en) 12c-bus interface with parallel operational mode
WO2008004187A3 (en) Electronic device, system on chip and method of monitoring data traffic
WO2009011931A3 (en) Assent to conditions for network access
WO2008131143A3 (en) Dynamically configurable and re-configurable data path
WO2009007378A3 (en) Apparatus for automation of the operative functionalities of one or more loads of an environment
WO2010025205A3 (en) Method and apparatus to combine power and control signals in a mobile computing device
WO2010148274A3 (en) Managed system extensibility
WO2014182787A3 (en) Systems and methods for high fidelity multi-modal out-of-band biometric authentication
WO2007078160A3 (en) Fast power control step-size adaptation
WO2012068391A3 (en) Systems and methods for content development and management
WO2009066431A1 (ja) 半導体集積回路の製造システム、製造装置、製造方法、集積回路及び通信システム
WO2013029177A8 (en) Monolithic package for housing microelectromechanical systems
MX2008008770A (es) Gestion inalambrica de un bus de campo.
GB0710989D0 (en) Cryptographic systems for encrypting input data using an address associated with the input data, Error detection circuits, and methods of operating the same
ATE508677T1 (de) Systeme und software für die verarbeitung von wellenfrontdaten, sehkorrektur und andere anwendungen

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 07791506

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 07791506

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: JP