WO2008122890A2 - Heat cycle-able connection - Google Patents

Heat cycle-able connection Download PDF

Info

Publication number
WO2008122890A2
WO2008122890A2 PCT/IB2008/001436 IB2008001436W WO2008122890A2 WO 2008122890 A2 WO2008122890 A2 WO 2008122890A2 IB 2008001436 W IB2008001436 W IB 2008001436W WO 2008122890 A2 WO2008122890 A2 WO 2008122890A2
Authority
WO
WIPO (PCT)
Prior art keywords
temperature
contacts
stack
melting point
compositions
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/IB2008/001436
Other languages
French (fr)
Other versions
WO2008122890A3 (en
Inventor
John Trezza
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Cufer Asset Ltd LLC
Original Assignee
Cufer Asset Ltd LLC
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Cufer Asset Ltd LLC filed Critical Cufer Asset Ltd LLC
Priority to EP08762777A priority Critical patent/EP2313916A2/en
Priority to KR1020097022730A priority patent/KR20100012865A/en
Priority to CN2008800110042A priority patent/CN101652846B/en
Priority to JP2010501615A priority patent/JP5702136B2/en
Publication of WO2008122890A2 publication Critical patent/WO2008122890A2/en
Publication of WO2008122890A3 publication Critical patent/WO2008122890A3/en
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/01—Manufacture or treatment
    • H10W72/012—Manufacture or treatment of bump connectors, dummy bumps or thermal bumps
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/071—Connecting or disconnecting
    • H10W72/072—Connecting or disconnecting of bump connectors
    • H10W72/07231—Techniques
    • H10W72/07232—Compression bonding, e.g. thermocompression bonding
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/071—Connecting or disconnecting
    • H10W72/072—Connecting or disconnecting of bump connectors
    • H10W72/07231—Techniques
    • H10W72/07236—Soldering or alloying
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/071—Connecting or disconnecting
    • H10W72/072—Connecting or disconnecting of bump connectors
    • H10W72/07251—Connecting or disconnecting of bump connectors characterised by changes in properties of the bump connectors during connecting
    • H10W72/07255—Connecting or disconnecting of bump connectors characterised by changes in properties of the bump connectors during connecting changes in materials
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/20—Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
    • H10W72/221—Structures or relative sizes
    • H10W72/222—Multilayered bumps, e.g. a coating on top and side surfaces of a bump core
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/20—Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
    • H10W72/251—Materials
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/20—Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
    • H10W72/251—Materials
    • H10W72/252—Materials comprising solid metals or solid metalloids, e.g. PbSn, Ag or Cu
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/20—Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
    • H10W72/251—Materials
    • H10W72/252—Materials comprising solid metals or solid metalloids, e.g. PbSn, Ag or Cu
    • H10W72/2528—Intermetallic compounds
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/20—Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
    • H10W72/251—Materials
    • H10W72/255—Materials of outermost layers of multilayered bumps, e.g. material of a coating
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/90—Bond pads, in general
    • H10W72/921—Structures or relative sizes of bond pads
    • H10W72/923—Bond pads having multiple stacked layers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/90—Bond pads, in general
    • H10W72/941—Dispositions of bond pads
    • H10W72/9415—Dispositions of bond pads relative to the surface, e.g. recessed, protruding
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/90—Bond pads, in general
    • H10W72/951—Materials of bond pads
    • H10W72/952—Materials of bond pads comprising metals or metalloids, e.g. PbSn, Ag or Cu
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/721—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors
    • H10W90/722—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors between stacked chips

Definitions

  • the present invention relates to semiconductors and, more particularly, to electrical connections for such devices.
  • chip to chip connections can be formed.
  • One way is to form the complete stack and then concurrently subject the entire stack to the conditions, such as heating and cooling, required to cause the electrically conductive bonding materials to establish the conductive path.
  • the other way is to sequentially connect two components together, through heating and cooling of the connection points, and then sequentially attaching the next chip in the same manner, and so on, until the stack is complete.
  • One aspect involves a method of creating an electrical connection.
  • the method involves providing a pair of contacts each on one of two different chips, the pair of contacts defining a volume therebetween, the volume containing at least two compositions each having melting points, the compositions having been selected such that heating to a first temperature will cause a change in at least one of the at least two compositions such that the change will result in a new composition having a new composition melting point of a second temperature, greater than the first temperature and the melting point of at least a first of the at least two compositions, and heating the pair of contacts and the at least two compositions to the first temperature.
  • the stack of chips has a first set of paired contacts electrically joining two chips together using a first material composition having a first melting point, and a set of contacts on one of the two chips including thereon a bonding constituent composition having a second melting point that is lower than the first melting point, so that when the set of contacts is mated with a corresponding set of contacts on a third chip and the set of contacts and corresponding set of contacts are heated, to a temperature between temperatures corresponding to the first and second melting points, the bonding constituent composition will become the first material composition.
  • a further aspect involves a method performed on an electrical contact.
  • the method involves heating at least two conductive materials located at a connection point to a first temperature, the first temperature being in excess of a temperature needed to cause at least some of a first of the at least two conductive materials to change to a state having a higher melting point than a melting point of the first of the at least two conductive materials, but lower than a liquidus temperature corresponding to a liquidus state on a state diagram for the first of the at least two conductive materials, and allowing the connection point to cool to below the temperature needed to cause the at least some of the first of the at least two conductive materials to change to the state having the higher melting point.
  • FIG. 1 is a representation of the phase diagram for binary alloys of gold and tin
  • FIG. 2 is a cross sectional photograph of a contact 200 according to a variant of the approaches described herein;
  • FIG. 3 is a cross sectional photograph of a similar original composition contact, such as shown in FIG. 2, after it has been joined to a mating contact;
  • FIG. 4 is a cross sectional photograph of a contact
  • FIG. 5 is a cross sectional photograph of a contact like from FIG. 4 after it has been joined to another contact
  • FIG. 6 is a cross sectional photograph of a contact like from FIG. 5 after completion of an elevated temperature exposure
  • FIG. 7 is a representation of the phase diagram for binary alloys of Pb and Sn.
  • FIG. 8 A through FIG. 8H which illustrate stack creation using a variant of the above approaches.
  • the approach involves selecting the particular materials that will be part of the electrical connection formation (whether they are pure, substantially pure or alloyed metals) such that the initial formation of an electrically conductive connection will occur at about a particular temperature "Tl".
  • Tl a particular temperature
  • the materials that form the conductive connection will change into a composition that has a higher melting point than that of the original materials.
  • a subsequent connection that is created using the same materials will not cause the original connection to begin to liquify (or if the new melting point is higher than Tl , but very close to Tl, such that no minimally present original materials appreciably liquify).
  • the materials can have been selected so that subsequent elevation to a higher temperature "T2" will cause a further change into a composition with yet a higher melting point. In this manner, subsequent elevations in temperature to Tl will have no effect at all.
  • this approach is particularly useful in conjunction with a tack & fuse connection process, because it already involves a lower temperature "tack” phase and a subsequent higher temperature “fuse” phase.
  • FIG. 1 is a representation of the phase diagram 100 for binary alloys of gold and tin (although not precisely shown to scale). As can be seen this 80/20 AuSn alloy is at a eutectic point 102 of the phase diagram 100. This eutectic point 102 represents the lowest melting point of this composition alloy.
  • the alloy interacts with some other material that is present, for example, the contact material or, preferably, a material that was deposited either i) between the contact and the alloy, or ii) on top of the alloy, to cause a compositional change of the alloy.
  • this compositional change will cause movement to the right or left on the phase diagram based upon which of the weight percentage component concentrations decrease or increase.
  • the result is a composition that has a higher melting point than the starting composition.
  • this left or right movement on the phase diagram can be the result of addition of one of the constituent components, removal of one of the constituent components, or addition of one or more other components.
  • a pure tin or high tin concentration gold-tin layer could have been deposited on top of the alloy.
  • the additional tin or gold-tin alloy will also have melted and combined with the 80/20 alloy to form a new concentration that was higher in tin, for example a 70/30 gold-tin alloy.
  • This concentration is to the right of the original composition and thus, has a higher melting point than the 80/20 alloy.
  • a material could have been used that would draw tin out of the gold-tin alloy and itself alloy with the tin leaving a higher concentration of gold, for example. This would result in leftward movement on the phase diagram due to the higher concentration of gold and, hence, a higher melting point for the resultant alloy.
  • the compositional change could be one that added tin or removed gold to cause rightward compositional movement on the phase diagram or removed tin or added gold to cause leftward compositional movement on the phase diagram.
  • FIG. 2 is a cross sectional photograph of a contact 200 according to a variant of the approaches described herein having a connection material 202 (the 80/20 Au- Sn alloy) deposited on top of the barrier material 204 (the Ni barrier). In such a case, at an elevated temperature of or above about 300 0 C, the materials will diffuse to some extent.
  • FIG. 3 is a cross sectional photograph of a similar original composition contact 302, such as shown in FIG. 2, after it has been joined to a mating contact 304 at an elevated temperature, as discussed above, to form an electrically conductive connection between the two contacts 302, 304.
  • the new composition within the volume between the contact pair 302, 304 is far from the original 80/20 percent ratio.
  • Some areas 306 have 97% gold while some areas 308 have 25% tin, As a result, from the phase diagram 100 of FIG. 1, it should be evident that the melting point of the various resulting materials has changed dramatically.
  • the majority of the contact will have a melting point closer to 1000°C than to 300 0 C. Even those regions with higher tin concentrations will have melting points closer to 400 0 C than 300 0 C.
  • the "malleable" material may need to be at an elevated temperature to allow the material to soften sufficiently to allow the post to penetrate but not soften to the "liquidus" state as we have defined it, let alone to a molten state.
  • the starting composition need not be one at the lowest melting point, so long as the compositional change results in an upwards shift in melting point. This can be seen from the following example where the materials start off segregated and then combine into a final state.
  • FIG. 4 is a cross sectional photograph of a contact 400 according to one variant that is made up of a barrier 402, in this case nickel, on top of a device pad 404 covered by a layer 406 of 100% gold which, in turn, is covered by a layer 408 of 100% tin.
  • a barrier 402 in this case nickel
  • FIG. 5 is a cross sectional photograph of a contact 400 like from FIG. 4 after it has been joined to the other contact 500 in a tack phase of a tack & fuse process.
  • FIG. 6 is a cross sectional photograph of a contact like from FIG. 5 after completion of a process of elevated temperature exposure, by way of example, a fuse process.
  • the final composition of the connection is now a mostly gold (about 98%) center area 602 flanked by a ternary alloy 604 of gold, tin and nickel, in this example, of approximately 45% Au, 35% Sn and 20% Ni. Since this alloy 604 has a higher melting point than the 80%/20% gold-tin alloy, the same effect described above has been obtained.
  • this contact could be subjected to heat cycling up to the temperature that caused this ternary alloy 604 to form, without the risk of this connection being disrupted because the component melting points are all above that temperature.
  • FIG. 7 is a representation of the phase diagram 700 for binary alloys of lead and tin (although not precisely shown to scale).
  • an initial composition coinciding with the eutectic point 702 is used and an additional composition is used to either add lead or remove tin, the melting point will go up as the composition moves to the left side of the phase diagram.
  • an additional composition can be used to either remove lead or add tin, the melting point will still go up by virtue of the composition moving to the right side of the phase diagram 700.
  • the melting point will have gone up from the temperature TC4 to the temperature corresponding to the point on the phase diagram labeled "TN 1 ' Thereafter, the temperature of the connection can go up to and above the C4 melting point and, as long as it does not exceed the TN point temperature, the connection will not be disturbed.
  • FIG. 8A through FIG. 8H illustrate stack creation using a variant of the above approaches.
  • FIG. 8A (whether still part of a wafer or after separation) (FIG. 8A) are brought together (FIG. 8B) and the temperature at the connection points 806 are raised to above the melting point of one of the two components 808, 810 of the connections which contain one variant of materials suitable for the approach described herein.
  • This will cause an electrical connection to be formed at each of the connection points 806 and also change the composition of the electrically conductive bonding material to a new composition 812 that will have a higher melting point than the temperature used to create the composition.
  • the joined chips 802, 804 can be cooled to a temperature below the connection forming temperature to cause the connection to "set.”
  • a further chip 814 can be brought to the now formed stack (FIG.

Landscapes

  • Wire Bonding (AREA)
  • Manufacturing Of Electrical Connectors (AREA)
  • Connections Effected By Soldering, Adhesion, Or Permanent Deformation (AREA)
  • Contacts (AREA)

Abstract

A method of creating an electrical connection involves providing a pair of contacts each on one of two different chips, the pair of contacts defining a volume therebetween, the volume containing at least two compositions each having melting points, the compositions having been selected such that heating to a first temperature will cause a change in at least one of the at least two compositions such that the change will result in a new composition having a new composition melting point of a second temperature, greater than the first temperature and the melting point of at least a first of the at least two compositions, and heating the pair of contacts and the at least two compositions to the first temperature.

Description

TITLE
HEAT CYCLE-ABLE CONNECTION
FIELD OF THE INVENTION
|0001J The present invention relates to semiconductors and, more particularly, to electrical connections for such devices.
BACKGROUND
(0003) When stacking chips, there are essentially two ways that chip to chip connections can be formed. One way, is to form the complete stack and then concurrently subject the entire stack to the conditions, such as heating and cooling, required to cause the electrically conductive bonding materials to establish the conductive path. The other way is to sequentially connect two components together, through heating and cooling of the connection points, and then sequentially attaching the next chip in the same manner, and so on, until the stack is complete.
|0004] The first, "concurrent" approach, has drawbacks because, in practice, it is difficult to maintain alignment among the stack components. In addition, it is difficult to ensure that all of the individual connections are each subjected to the appropriate conditions necessary to form reliable interconnections among the constituent components of the stack. Thus, there is a risk that any particular connection will not be made because the conditions near the connection were insufficient or detrimentally in excess of what was required.
|0005| The second, "sequential" approach, does not have the alignment problem.
However, it still has drawbacks because the heat used to join each chip after the first can adversely affect the connections of previously joined chips.
[0006] Thus, there is a need for a better way of joining chips to form a stack that reduces or eliminates the problems that can be encountered by using conventional concurrent or sequential joining techniques. SUMMARY OF THE INVENTION
[00071 We have devised an approach that allows a stack of chips to be created (on a chip, die or wafer basis) through a sequential approach or a concurrent approach that does not suffer from the problems noted above.
[0008] One aspect involves a method of creating an electrical connection. The method involves providing a pair of contacts each on one of two different chips, the pair of contacts defining a volume therebetween, the volume containing at least two compositions each having melting points, the compositions having been selected such that heating to a first temperature will cause a change in at least one of the at least two compositions such that the change will result in a new composition having a new composition melting point of a second temperature, greater than the first temperature and the melting point of at least a first of the at least two compositions, and heating the pair of contacts and the at least two compositions to the first temperature.
[0009J Another aspect involves a stack of chips. The stack of chips has a first set of paired contacts electrically joining two chips together using a first material composition having a first melting point, and a set of contacts on one of the two chips including thereon a bonding constituent composition having a second melting point that is lower than the first melting point, so that when the set of contacts is mated with a corresponding set of contacts on a third chip and the set of contacts and corresponding set of contacts are heated, to a temperature between temperatures corresponding to the first and second melting points, the bonding constituent composition will become the first material composition.
[0010] A further aspect involves a method performed on an electrical contact. The method involves heating at least two conductive materials located at a connection point to a first temperature, the first temperature being in excess of a temperature needed to cause at least some of a first of the at least two conductive materials to change to a state having a higher melting point than a melting point of the first of the at least two conductive materials, but lower than a liquidus temperature corresponding to a liquidus state on a state diagram for the first of the at least two conductive materials, and allowing the connection point to cool to below the temperature needed to cause the at least some of the first of the at least two conductive materials to change to the state having the higher melting point. [00111 The advantages and features described herein are a few of the many advantages and features available from representative embodiments and are presented only to assist in understanding the invention. It should be understood that they are not to be considered limitations on the invention as defined by the claims, or limitations on equivalents to the claims. For instance, some of these advantages are mutually contradictory, in that they cannot be simultaneously present in a single embodiment. Similarly, some advantages are applicable to one aspect of the invention, and inapplicable to others. Thus, this summary of features and advantages should not be considered dispositive in determining equivalence. Additional features and advantages of the invention will become apparent in the following description, from the drawings, and from the claims.
BRIEF DESCRIPTION QF THE DRAWINGS (0012) FIG. 1 is a representation of the phase diagram for binary alloys of gold and tin;
[0013J FIG. 2 is a cross sectional photograph of a contact 200 according to a variant of the approaches described herein;
[0014] FIG. 3 is a cross sectional photograph of a similar original composition contact, such as shown in FIG. 2, after it has been joined to a mating contact;
[0015J FIG. 4 is a cross sectional photograph of a contact;
[0016] FIG. 5 is a cross sectional photograph of a contact like from FIG. 4 after it has been joined to another contact;
[0017] FIG. 6 is a cross sectional photograph of a contact like from FIG. 5 after completion of an elevated temperature exposure;
[0018] FIG. 7 is a representation of the phase diagram for binary alloys of Pb and Sn; and
[0019] FIG. 8 A through FIG. 8H, which illustrate stack creation using a variant of the above approaches.
DETAILED DESCRIPTION [002 IJ The techniques described therein are, as described, particularly well suited for use in creating very compact stacks of chips. Moreover, those techniques can involve use of a "tack & fuse" process that provides further advantages independent of many of the techniques described therein.
(0022) In addition, U.S. Patent Application entitled "Mobile Binding In An Electronic
Connection" filed concurrently herewith and incorporated herein by reference, describes ways to reduce or eliminate the problem of phase segregation in connections. As will become apparent, that approach is completely compatible with the techniques described herein and, in doing so, further advantages can be achieved that are not obtained with either one by themselves.
[0023] Specifically, we have devised a further improvement to those techniques that allows a stack of chips to be created (on a chip, die or wafer basis) through a sequential approach or a concurrent approach that does not suffer from the problems noted above. In addition, in some implementations, we take advantage of the use of specific barriers with specific bonding materials to prevent mobile atoms from creating phase segregation or voids. This is accomplished by specifically selecting bonding materials used, based upon the temperature at which the bonding materials flow, to allow multiple high-temperature processing steps to occur without detrimentally affecting any previously formed connections.
(0024) This can be accomplished in different ways. However, in general the approach involves selecting the particular materials that will be part of the electrical connection formation (whether they are pure, substantially pure or alloyed metals) such that the initial formation of an electrically conductive connection will occur at about a particular temperature "Tl". However, as a result of that formation, the materials that form the conductive connection will change into a composition that has a higher melting point than that of the original materials. As a result, a subsequent connection that is created using the same materials will not cause the original connection to begin to liquify (or if the new melting point is higher than Tl , but very close to Tl, such that no minimally present original materials appreciably liquify). (0025) Optionally, the materials can have been selected so that subsequent elevation to a higher temperature "T2" will cause a further change into a composition with yet a higher melting point. In this manner, subsequent elevations in temperature to Tl will have no effect at all.
(0026) Advantageously, this approach is particularly useful in conjunction with a tack & fuse connection process, because it already involves a lower temperature "tack" phase and a subsequent higher temperature "fuse" phase.
(0027) One example of this approach is illustrated with respect to FIG. 1 through FIG. 3.
[0028J In this example, an alloy is deposited on a contact. In this example, the deposited alloy is an alloy of gold and tin, specifically, 80% Au and 20% Sn. FIG. 1 is a representation of the phase diagram 100 for binary alloys of gold and tin (although not precisely shown to scale). As can be seen this 80/20 AuSn alloy is at a eutectic point 102 of the phase diagram 100. This eutectic point 102 represents the lowest melting point of this composition alloy. However, as the alloy is taken to a higher temperature the alloy interacts with some other material that is present, for example, the contact material or, preferably, a material that was deposited either i) between the contact and the alloy, or ii) on top of the alloy, to cause a compositional change of the alloy. Depending upon the interaction and materials, this compositional change will cause movement to the right or left on the phase diagram based upon which of the weight percentage component concentrations decrease or increase. As long as the composition does not cause a shift on the phase diagram to a composition of lower melting point, the result is a composition that has a higher melting point than the starting composition.
(0029) Depending upon the particular implementation, this left or right movement on the phase diagram can be the result of addition of one of the constituent components, removal of one of the constituent components, or addition of one or more other components.
(0030) By way of one example, a pure tin or high tin concentration gold-tin layer could have been deposited on top of the alloy. Thus, when the melting temperature of the main gold- tin alloy was reached, the additional tin or gold-tin alloy will also have melted and combined with the 80/20 alloy to form a new concentration that was higher in tin, for example a 70/30 gold-tin alloy. This concentration is to the right of the original composition and thus, has a higher melting point than the 80/20 alloy. (0031] Alternatively, a material could have been used that would draw tin out of the gold-tin alloy and itself alloy with the tin leaving a higher concentration of gold, for example. This would result in leftward movement on the phase diagram due to the higher concentration of gold and, hence, a higher melting point for the resultant alloy.
J0032] In the case of the 80/20 gold-tin alloy, looking at the phase diagram, to achieve the desired result, the compositional change could be one that added tin or removed gold to cause rightward compositional movement on the phase diagram or removed tin or added gold to cause leftward compositional movement on the phase diagram.
(0033) In another similar alternative, a material could be used that will alloy with both the gold and tin to itself create a small amount of ternary alloy and, as long as the composition of the main alloy changed such that it had a higher melting point, the same effect would be achieved.
(0034) By way of a similar example with reference to FIG. 2 and FIG. 3 presume that the same approach and materials as above were used (i.e. 80/20 Au-Sn), but a sufficient volume of nickel was deposited, for example, under the alloy as a barrier between the alloy and the contact, or on top of the alloy as a cap. FIG. 2 is a cross sectional photograph of a contact 200 according to a variant of the approaches described herein having a connection material 202 (the 80/20 Au- Sn alloy) deposited on top of the barrier material 204 (the Ni barrier). In such a case, at an elevated temperature of or above about 3000C, the materials will diffuse to some extent. The result will be that tin atoms will be absorbed by, or alloy with, the Ni layer leaving behind a Au- Sn alloy composition with a high percentage of the lower mobility species (in this case gold) while the nickel has trapped some of the higher mobility tin and absorbed the remainder of it.
(0035) FIG. 3 is a cross sectional photograph of a similar original composition contact 302, such as shown in FIG. 2, after it has been joined to a mating contact 304 at an elevated temperature, as discussed above, to form an electrically conductive connection between the two contacts 302, 304. In FIG. 3, as a result of the above approach, the new composition within the volume between the contact pair 302, 304 is far from the original 80/20 percent ratio. Some areas 306 have 97% gold while some areas 308 have 25% tin, As a result, from the phase diagram 100 of FIG. 1, it should be evident that the melting point of the various resulting materials has changed dramatically. Moreover, due to the fact that a substantial part of the contact is now more than 95% gold, the majority of the contact will have a melting point closer to 1000°C than to 3000C. Even those regions with higher tin concentrations will have melting points closer to 4000C than 3000C.
(0036) Still further, and advantageously, the addition of nickel into the compositional mix makes the tin less likely to be mobile. This means that the likelihood of a phase segregation problem is a reduced.
(0037) Advantageously, in addition, the absorption or alloying of the tin prevents the entire mix from becoming self-centering, what we and the above-incorporated applications call a "liquidous" or "liquidus" state which is different from the liquidus state referred to in a phase .
(0038) Note, however, that it is possible for the connections of some implementations to soften to something less that a liquidus state on a phase diagram (i.e. the melting point) for the material or some component thereof, for example, with a post and penetration connection approach, the "malleable" material may need to be at an elevated temperature to allow the material to soften sufficiently to allow the post to penetrate but not soften to the "liquidus" state as we have defined it, let alone to a molten state.
(0039) As a result, the contact can be raised up to the original melting point over and over again without having any effect on this connection. Thus, it should be appreciated that this approach could be used over and over to add chips to a stack without concern that the forming of the new connections will disrupt the prior connections.
(0040) Of course, it should now be appreciated that the starting composition need not be one at the lowest melting point, so long as the compositional change results in an upwards shift in melting point. This can be seen from the following example where the materials start off segregated and then combine into a final state.
(0041) FIG. 4 is a cross sectional photograph of a contact 400 according to one variant that is made up of a barrier 402, in this case nickel, on top of a device pad 404 covered by a layer 406 of 100% gold which, in turn, is covered by a layer 408 of 100% tin.
(0042) A contact like that of FIG. 4 will be joined to another contact (not shown in FIG. 4) to form an electrical connection. In this example, the other contact will be a post that is covered by a layer of nickel. [0043] FIG. 5 is a cross sectional photograph of a contact 400 like from FIG. 4 after it has been joined to the other contact 500 in a tack phase of a tack & fuse process.
[0044) Heating of the contact has caused the layer 408 of tin, with its lower melting point, to diffuses into the layer 406 of gold and through to the barrier 402 of nickel. This changes the compositions so that there is still a layer 406 with a substantial amount of about 100% gold, but there is also now an alloy layer 502 of about 80% gold and 20% tin instead of the original 100% tin layer. Thus, whereas the original compositions were located at points "CO" and "Cl" on the phase diagram of FIG. 1, the gold layer is still at about point "CO", but the new composition is now located at point "C2" on the phase diagram of FIG. 1 so that, in the case of the tin to tin-alloy change, the melting point has gone up from about 232°C to about 2820C and the melting point of the gold has essentially not changed. (Of course in actuality, the composition of the gold might now be slightly less than 100%, thereby slightly lowering the melting point, but it would be an insubstantial change because the meaningful temperature would be between about 232°C and about 2820C). Referring back to FIG.5, if that contact pair 400, 500 was subjected to the appropriate higher temperature, for example through use of a fuse phase of a tack & fuse process, a further compositional change would occur.
[0045) FIG. 6 is a cross sectional photograph of a contact like from FIG. 5 after completion of a process of elevated temperature exposure, by way of example, a fuse process. As can be seen in FIG. 6, the final composition of the connection is now a mostly gold (about 98%) center area 602 flanked by a ternary alloy 604 of gold, tin and nickel, in this example, of approximately 45% Au, 35% Sn and 20% Ni. Since this alloy 604 has a higher melting point than the 80%/20% gold-tin alloy, the same effect described above has been obtained. Thus, this contact could be subjected to heat cycling up to the temperature that caused this ternary alloy 604 to form, without the risk of this connection being disrupted because the component melting points are all above that temperature.
[0046) At this point it is worth noting that the above approach is not limited to use with pure metals or alloys. The same approach can be used for solders (whether they include lead or are lead free).
[0047] FIG. 7 is a representation of the phase diagram 700 for binary alloys of lead and tin (although not precisely shown to scale). Bearing the above description and examples in mind, one can now see that if an initial composition coinciding with the eutectic point 702 is used and an additional composition is used to either add lead or remove tin, the melting point will go up as the composition moves to the left side of the phase diagram. Alternatively, with that same starting point 702, if an additional composition can is used to either remove lead or add tin, the melting point will still go up by virtue of the composition moving to the right side of the phase diagram 700.
(0048) It should now be appreciated that the same approach can advantageously even be used with conventional C4 solder which, as indicated on the phase diagram, has approximately a 60%Pb/40%Sn composition. To do so, as it should now be evident, an additional composition is used that will remove tin or add lead to the C4 solder upon heating. In this manner, the compositional change will result in a point to the left of the composition of C4 solder and, consequently a higher melting point. If one presumes that this is done for a connection and the resulting composition is 25% tin and 75% lead, the melting point will have gone up from the temperature TC4 to the temperature corresponding to the point on the phase diagram labeled "TN1' Thereafter, the temperature of the connection can go up to and above the C4 melting point and, as long as it does not exceed the TN point temperature, the connection will not be disturbed.
[0049] Now, it can be appreciated that, by using a variant of this approach, a stack 800 of chips can be easily created in a sequential manner as follows. This process is illustrated, in overly simplified form, in FIG. 8A through FIG. 8H, which illustrate stack creation using a variant of the above approaches.
(0050) Using a connection such as described above, two chips 802, 804 for the stack
(whether still part of a wafer or after separation) (FIG. 8A) are brought together (FIG. 8B) and the temperature at the connection points 806 are raised to above the melting point of one of the two components 808, 810 of the connections which contain one variant of materials suitable for the approach described herein. This will cause an electrical connection to be formed at each of the connection points 806 and also change the composition of the electrically conductive bonding material to a new composition 812 that will have a higher melting point than the temperature used to create the composition. Then, the joined chips 802, 804 can be cooled to a temperature below the connection forming temperature to cause the connection to "set." Thereafter, a further chip 814 can be brought to the now formed stack (FIG. 8C), its contacts (which also use a variant as described herein, and ideally the same variant used for joining the first two chips) can be brought into contact with mating contacts on the stack at their respective connection points. A subsequent raising of the temperature at these connection points to the connection forming temperature will cause the third chip to be connected to the stack (FIG. 8D) but, owing to the higher melting point of the composition created by the joining process, the connections between the first two chips will not be affected. This process can be repeated again (FIG 8E, FIG. 8F) and again (FIG. 8G, FIG. 8H), as many times as necessary to create the stack.
[0051) It should thus be understood that this description (including the figures) is only representative of some illustrative embodiments. For the convenience of the reader, the above description has focused on a representative sample of all possible embodiments, a sample that teaches the principles of the invention. The description has not attempted to exhaustively enumerate all possible variations. That alternate embodiments may not have been presented for a specific portion of the invention, or that further undescribed alternate embodiments may be available for a portion, is not to be considered a disclaimer of those alternate embodiments. One of ordinary skill will appreciate that many of those undescribed embodiments incorporate the same principles of the invention and others are equivalent.

Claims

What is claimed is:
1. A method of creating an electrical connection comprising: providing a pair of contacts each on one of two different chips, the pair of contacts defining a volume in between them, the volume containing at least two compositions each having melting points, the compositions having been selected such that heating to a first temperature will cause a change in at least one of the at least two compositions such that the change will result in a new composition having a new composition melting point of a second temperature that is greater than the first temperature and the melting point of at least a first of the at least two compositions; and heating the pair of contacts and the at least two compositions to the first temperature, whereby an electrically conductive path, comprising the new composition, will be formed between the pair of connectors from at least one of the at least two compositions.
2. The method of claim 1 , further comprising, following the heating: cooling the pair of contacts to a temperature below the first temperature.
3. The method of claim 2, further comprising, following the cooling: bringing contacts on a third chip to mating contacts on one of the two different chips; heating the contacts and mating contacts to a temperature that is at least the first temperature but less than the second temperature; and following the heating of the contacts, cooling the contacts to a cool temperature below the first temperature.
4. The method of claim 1, wherein the providing the pair of contacts comprises: providing a barrier material between one of the contacts and the volume.
5. The method of claim 1, wherein the providing the pair of contacts comprises: providing a material within the volume that, above the first temperature, will alloy with one of the at least two compositions.
6. The method of claim 1 , wherein the providing the pair of contacts comprises: providing the at least two compositions in a layered arrangement within the volume.
7. A stack of chips comprising: a first set of paired contacts electrically joining two chips together using a first material composition having a first melting point; and a set of contacts on one of the two chips including thereon a bonding constituent composition having a second melting point that is lower than the first melting point, so that when the set of contacts is mated with a corresponding set of contacts on a third chip and the set of contacts and corresponding set of contacts are heated, to a temperature between temperatures corresponding to the first and second melting points, the bonding constituent composition will become the first material composition.
8. The stack of claim 7, wherein the first material composition comprises an alloy.
9. The stack of claim 7, wherein the bonding constituent comprises a substantially pure metal.
10. The stack of claim 7, wherein the bonding constituent comprises an alloy.
1 1 The stack of claim 7, wherein the bonding constituent comprises gold.
12. The stack of claim 7, wherein the bonding constituent comprises tin.
13. The stack of claim 7, wherein the bonding constituent comprises nickel.
14. The stack of claim 7, wherein the bonding constituent comprises a solder.
15. The stack of claim 7, wherein at least one of the first set of paired contacts or the set of contacts further comprises a barrier material.
16. The stack of claim 15, wherein. the barrier is a conductive material that will bind up atoms as the bonding constituent composition becomes the first material composition
17. A method performed on an electrical contact comprising: heating at least two conductive materials located at a connection point to a first temperature, the first temperature being in excess of a temperature needed to cause at least some of a first of the at least two conductive materials to change to a state having a higher melting point than a melting point of the first of the at least two conductive materials, but lower than a liquidus temperature corresponding to a liquidus state on a phase diagram for the first of the at least two conductive materials; and allowing the connection point to cool to below the temperature needed to cause the at least some of the first of the at least two conductive materials to change to the state having the higher melting point.
18. The method of claim 17, wherein, at a time subsequent to the allowing the connection point to cool, the method further comprises: heating the connection point to a reheat temperature that is above the first temperature and below the liquidus temperature.
PCT/IB2008/001436 2007-04-05 2008-06-05 Heat cycle-able connection Ceased WO2008122890A2 (en)

Priority Applications (4)

Application Number Priority Date Filing Date Title
EP08762777A EP2313916A2 (en) 2007-04-05 2008-06-05 Heat cycle-able connection
KR1020097022730A KR20100012865A (en) 2007-04-05 2008-06-05 Heat cycle-able connection
CN2008800110042A CN101652846B (en) 2007-04-05 2008-06-05 Recyclable thermal connection
JP2010501615A JP5702136B2 (en) 2007-04-05 2008-06-05 Heat cycle connection

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US11/696,774 US7850060B2 (en) 2007-04-05 2007-04-05 Heat cycle-able connection
US11/696,774 2007-04-05

Publications (2)

Publication Number Publication Date
WO2008122890A2 true WO2008122890A2 (en) 2008-10-16
WO2008122890A3 WO2008122890A3 (en) 2009-02-12

Family

ID=39826084

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/IB2008/001436 Ceased WO2008122890A2 (en) 2007-04-05 2008-06-05 Heat cycle-able connection

Country Status (6)

Country Link
US (1) US7850060B2 (en)
EP (1) EP2313916A2 (en)
JP (1) JP5702136B2 (en)
KR (1) KR20100012865A (en)
CN (1) CN101652846B (en)
WO (1) WO2008122890A2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2010049897A2 (en) 2008-10-30 2010-05-06 Evogene Ltd. Isolated polynucleotides and polypeptides and methods of using same for increasing plant yield, biomass, growth rate, vigor, oil content, abiotic stress tolerance of plants and nitrogen use efficieny

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20090008430A1 (en) * 2007-07-06 2009-01-08 Lucent Technologies Inc. Solder-bonding process
JP6043058B2 (en) * 2011-11-07 2016-12-14 デクセリアルズ株式会社 Connection device, method for manufacturing connection structure, method for manufacturing chip stack component, and method for mounting electronic component
JP6206159B2 (en) * 2013-12-17 2017-10-04 三菱電機株式会社 Manufacturing method of semiconductor device

Family Cites Families (70)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3312878A (en) * 1965-06-01 1967-04-04 Ibm High speed packaging of miniaturized circuit modules
US4418857A (en) * 1980-12-31 1983-12-06 International Business Machines Corp. High melting point process for Au:Sn:80:20 brazing alloy for chip carriers
US4465223A (en) * 1980-12-31 1984-08-14 International Business Machines Corporation Process for brazing
US5399898A (en) * 1992-07-17 1995-03-21 Lsi Logic Corporation Multi-chip semiconductor arrangements using flip chip dies
US4967950A (en) * 1989-10-31 1990-11-06 International Business Machines Corporation Soldering method
JPH0831617B2 (en) * 1990-04-18 1996-03-27 三菱電機株式会社 Solar cell and manufacturing method thereof
JP2918307B2 (en) * 1990-08-07 1999-07-12 沖電気工業株式会社 Semiconductor storage element
KR940006696B1 (en) * 1991-01-16 1994-07-25 금성일렉트론 주식회사 Method of forming isolation film for semiconductor device
EP0516866A1 (en) 1991-05-03 1992-12-09 International Business Machines Corporation Modular multilayer interwiring structure
JP2608513B2 (en) * 1991-10-02 1997-05-07 三星電子株式会社 Method for manufacturing semiconductor device
US5261593A (en) * 1992-08-19 1993-11-16 Sheldahl, Inc. Direct application of unpackaged integrated circuit to flexible printed circuit
US5603847A (en) * 1993-04-07 1997-02-18 Zycon Corporation Annular circuit components coupled with printed circuit board through-hole
US5587119A (en) * 1994-09-14 1996-12-24 E-Systems, Inc. Method for manufacturing a coaxial interconnect
DE4433845A1 (en) * 1994-09-22 1996-03-28 Fraunhofer Ges Forschung Method of manufacturing a three-dimensional integrated circuit
US5608264A (en) * 1995-06-05 1997-03-04 Harris Corporation Surface mountable integrated circuit with conductive vias
US5814889A (en) * 1995-06-05 1998-09-29 Harris Corporation Intergrated circuit with coaxial isolation and method
US5872051A (en) 1995-08-02 1999-02-16 International Business Machines Corporation Process for transferring material to semiconductor chip conductive pads using a transfer substrate
JP2739855B2 (en) * 1995-12-14 1998-04-15 日本電気株式会社 Semiconductor device and manufacturing method thereof
US5973396A (en) * 1996-02-16 1999-10-26 Micron Technology, Inc. Surface mount IC using silicon vias in an area array format or same size as die array
US6310484B1 (en) * 1996-04-01 2001-10-30 Micron Technology, Inc. Semiconductor test interconnect with variable flexure contacts
US5872338A (en) * 1996-04-10 1999-02-16 Prolinx Labs Corporation Multilayer board having insulating isolation rings
JP2790122B2 (en) * 1996-05-31 1998-08-27 日本電気株式会社 Laminated circuit board
US7052941B2 (en) * 2003-06-24 2006-05-30 Sang-Yun Lee Method for making a three-dimensional integrated circuit structure
JP3176307B2 (en) * 1997-03-03 2001-06-18 日本電気株式会社 Mounting structure of integrated circuit device and method of manufacturing the same
JPH10335383A (en) * 1997-05-28 1998-12-18 Matsushita Electric Ind Co Ltd Method for manufacturing semiconductor device
JPH11166935A (en) * 1997-09-25 1999-06-22 Canon Inc Optical probe for light detection or irradiation, near-field optical microscope equipped with the probe, method for manufacturing the optical probe, and substrate used for the manufacturing
US6620731B1 (en) * 1997-12-18 2003-09-16 Micron Technology, Inc. Method for fabricating semiconductor components and interconnects with contacts on opposing sides
US6075710A (en) * 1998-02-11 2000-06-13 Express Packaging Systems, Inc. Low-cost surface-mount compatible land-grid array (LGA) chip scale package (CSP) for packaging solder-bumped flip chips
US5962922A (en) * 1998-03-18 1999-10-05 Wang; Bily Cavity grid array integrated circuit package
US6222276B1 (en) * 1998-04-07 2001-04-24 International Business Machines Corporation Through-chip conductors for low inductance chip-to-chip integration and off-chip connections
US6380023B2 (en) * 1998-09-02 2002-04-30 Micron Technology, Inc. Methods of forming contacts, methods of contacting lines, methods of operating integrated circuitry, and integrated circuits
US6122187A (en) * 1998-11-23 2000-09-19 Micron Technology, Inc. Stacked integrated circuits
US6316737B1 (en) * 1999-09-09 2001-11-13 Vlt Corporation Making a connection between a component and a circuit board
JP3386029B2 (en) * 2000-02-09 2003-03-10 日本電気株式会社 Flip chip type semiconductor device and manufacturing method thereof
US6446317B1 (en) * 2000-03-31 2002-09-10 Intel Corporation Hybrid capacitor and method of fabrication therefor
JP2001338947A (en) * 2000-05-26 2001-12-07 Nec Corp Flip chip type semiconductor device and manufacturing method thereof
TW525417B (en) * 2000-08-11 2003-03-21 Ind Tech Res Inst Composite through hole structure
US6577013B1 (en) * 2000-09-05 2003-06-10 Amkor Technology, Inc. Chip size semiconductor packages with stacked dies
US6720245B2 (en) * 2000-09-07 2004-04-13 Interuniversitair Microelektronica Centrum (Imec) Method of fabrication and device for electromagnetic-shielding structures in a damascene-based interconnect scheme
US6740576B1 (en) * 2000-10-13 2004-05-25 Bridge Semiconductor Corporation Method of making a contact terminal with a plated metal peripheral sidewall portion for a semiconductor chip assembly
JP2002134545A (en) * 2000-10-26 2002-05-10 Oki Electric Ind Co Ltd Semiconductor integrated circuit chip, substrate, and method of manufacturing the same
JP4608763B2 (en) 2000-11-09 2011-01-12 日本電気株式会社 Semiconductor device
EP1217656A1 (en) * 2000-12-20 2002-06-26 STMicroelectronics S.r.l. Process for manufacturing components in a semiconductor material with reduction in the starting wafer thickness
US6512300B2 (en) * 2001-01-10 2003-01-28 Raytheon Company Water level interconnection
JP4118029B2 (en) * 2001-03-09 2008-07-16 富士通株式会社 Semiconductor integrated circuit device and manufacturing method thereof
US7218349B2 (en) * 2001-08-09 2007-05-15 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device
US6747347B2 (en) * 2001-08-30 2004-06-08 Micron Technology, Inc. Multi-chip electronic package and cooling system
JP3495727B2 (en) * 2001-11-07 2004-02-09 新光電気工業株式会社 Semiconductor package and manufacturing method thereof
US6599778B2 (en) * 2001-12-19 2003-07-29 International Business Machines Corporation Chip and wafer integration process using vertical connections
US6590278B1 (en) * 2002-01-08 2003-07-08 International Business Machines Corporation Electronic package
US6770822B2 (en) * 2002-02-22 2004-08-03 Bridgewave Communications, Inc. High frequency device packages and methods
US7135777B2 (en) * 2002-05-03 2006-11-14 Georgia Tech Research Corporation Devices having compliant wafer-level input/output interconnections and packages using pillars and methods of fabrication thereof
US6939789B2 (en) * 2002-05-13 2005-09-06 Taiwan Semiconductor Manufacturing Co., Ltd. Method of wafer level chip scale packaging
SG111069A1 (en) * 2002-06-18 2005-05-30 Micron Technology Inc Semiconductor devices including peripherally located bond pads, assemblies, packages, and methods
JP3679786B2 (en) * 2002-06-25 2005-08-03 松下電器産業株式会社 Manufacturing method of semiconductor device
SG111972A1 (en) 2002-10-17 2005-06-29 Agency Science Tech & Res Wafer-level package for micro-electro-mechanical systems
ITTO20030269A1 (en) * 2003-04-08 2004-10-09 St Microelectronics Srl PROCEDURE FOR THE MANUFACTURE OF A DEVICE
JP2005011838A (en) * 2003-06-16 2005-01-13 Toshiba Corp Semiconductor device and its assembling method
US20050046034A1 (en) * 2003-09-03 2005-03-03 Micron Technology, Inc. Apparatus and method for high density multi-chip structures
TWI251313B (en) * 2003-09-26 2006-03-11 Seiko Epson Corp Intermediate chip module, semiconductor device, circuit board, and electronic device
US20050104027A1 (en) * 2003-10-17 2005-05-19 Lazarev Pavel I. Three-dimensional integrated circuit with integrated heat sinks
US7276787B2 (en) * 2003-12-05 2007-10-02 International Business Machines Corporation Silicon chip carrier with conductive through-vias and method for fabricating same
US7060601B2 (en) * 2003-12-17 2006-06-13 Tru-Si Technologies, Inc. Packaging substrates for integrated circuits and soldering methods
US7230318B2 (en) * 2003-12-24 2007-06-12 Agency For Science, Technology And Research RF and MMIC stackable micro-modules
US7157310B2 (en) * 2004-09-01 2007-01-02 Micron Technology, Inc. Methods for packaging microfeature devices and microfeature devices formed by such methods
JP2006179570A (en) * 2004-12-21 2006-07-06 Renesas Technology Corp Manufacturing method of semiconductor device
US7390735B2 (en) 2005-01-07 2008-06-24 Teledyne Licensing, Llc High temperature, stable SiC device interconnects and packages having low thermal resistance
US7400042B2 (en) * 2005-05-03 2008-07-15 Rosemount Aerospace Inc. Substrate with adhesive bonding metallization with diffusion barrier
US7215032B2 (en) * 2005-06-14 2007-05-08 Cubic Wafer, Inc. Triaxial through-chip connection
JP5253158B2 (en) * 2005-06-14 2013-07-31 キューファー アセット リミテッド. エル.エル.シー. Post and penetration interconnection

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2010049897A2 (en) 2008-10-30 2010-05-06 Evogene Ltd. Isolated polynucleotides and polypeptides and methods of using same for increasing plant yield, biomass, growth rate, vigor, oil content, abiotic stress tolerance of plants and nitrogen use efficieny

Also Published As

Publication number Publication date
CN101652846A (en) 2010-02-17
EP2313916A2 (en) 2011-04-27
US7850060B2 (en) 2010-12-14
WO2008122890A3 (en) 2009-02-12
JP2011501394A (en) 2011-01-06
KR20100012865A (en) 2010-02-08
CN101652846B (en) 2013-04-24
US20080245846A1 (en) 2008-10-09
JP5702136B2 (en) 2015-04-15

Similar Documents

Publication Publication Date Title
JP2000210767A (en) How to join two parts
CA2155091A1 (en) Bonding material and bonding method for electric element
JPH11192581A (en) Soldering method
JP6184582B2 (en) Joining partner joining method using isothermal solidification reaction to form IN-BI-AG joining layer and corresponding arrangement of plural joining partners
JP2014183118A (en) Method for manufacturing assembly and method for manufacturing substrate for power modules
US7850060B2 (en) Heat cycle-able connection
US20020092895A1 (en) Formation of a solder joint having a transient liquid phase by annealing and quenching
JP2006108604A (en) Semiconductor device and manufacturing method thereof
TW200903575A (en) Substrate bonding method and semiconductor device
CN111344844B (en) Solder joint and method for forming solder joint
CN101681853B (en) Confinement of components with high mobility in electrical connections
US20010002982A1 (en) Lead-free, high tin ternary solder alloy of tin, silver, and bismuth
CN103972115B (en) Semiconductor device and the method manufacturing semiconductor device
Chen et al. Suppressing the growth of interfacial Cu–Sn intermetallic compounds in the Sn–3.0 Ag–0.5 Cu–0.1 Ni/Cu–15Zn solder joint during thermal aging
CN107104056B (en) Manufacturing method of semiconductor device
JP5035134B2 (en) Electronic component mounting apparatus and manufacturing method thereof
TWI302722B (en) Ubm pad, solder contact and methods for creating a solder joint
CN102132390B (en) Joint structure, joint material and method for producing joint material
CN112310027B (en) Solder the conductor to the aluminum layer
Ou et al. A study of electromigration in Sn3. 5Ag and Sn3. 8Ag0. 7Cu solder lines
JP2011071152A (en) Semiconductor device, and process for production thereof
EP1798763A1 (en) Semiconductor device and die bonding method therefor
EP2858107A2 (en) Semiconductor device with a bonding layer with a region comprising Ti and a region comprising Sn but with substantially no region comprising both Ti and Sn and method for manufacturing the same
Takahashi et al. Development of Ag3Sn intermetallic compound joint for power semiconductor devices
Lang et al. Soldering of non-wettable Al electrode using Au-based solder

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 200880011004.2

Country of ref document: CN

ENP Entry into the national phase

Ref document number: 2010501615

Country of ref document: JP

Kind code of ref document: A

WWE Wipo information: entry into national phase

Ref document number: 2008762777

Country of ref document: EP

NENP Non-entry into the national phase

Ref country code: DE

ENP Entry into the national phase

Ref document number: 20097022730

Country of ref document: KR

Kind code of ref document: A

121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 08762777

Country of ref document: EP

Kind code of ref document: A2