WO2008105347A1 - Thin-film transistor fabrication process and display device - Google Patents

Thin-film transistor fabrication process and display device Download PDF

Info

Publication number
WO2008105347A1
WO2008105347A1 PCT/JP2008/053109 JP2008053109W WO2008105347A1 WO 2008105347 A1 WO2008105347 A1 WO 2008105347A1 JP 2008053109 W JP2008053109 W JP 2008053109W WO 2008105347 A1 WO2008105347 A1 WO 2008105347A1
Authority
WO
WIPO (PCT)
Prior art keywords
thin
film transistor
electrode
film
region
Prior art date
Application number
PCT/JP2008/053109
Other languages
French (fr)
Inventor
Masafumi Sano
Ryo Hayashi
Original Assignee
Canon Kabushiki Kaisha
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority to JP2007-039363 priority Critical
Priority to JP2007039363 priority
Priority to JP2007136697A priority patent/JP5196870B2/en
Priority to JP2007-136697 priority
Priority to JP2008-028001 priority
Priority to JP2008028001A priority patent/JP2008235871A/en
Application filed by Canon Kabushiki Kaisha filed Critical Canon Kabushiki Kaisha
Priority claimed from US12/524,138 external-priority patent/US8436349B2/en
Priority claimed from CN 200880005310 external-priority patent/CN101617408B/en
Publication of WO2008105347A1 publication Critical patent/WO2008105347A1/en

Links

Classifications

    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/786Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/7869Thin film transistors, i.e. transistors with a channel being at least partly a thin film having a semiconductor body comprising an oxide semiconductor material, e.g. zinc oxide, copper aluminium oxide, cadmium stannate
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/786Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78606Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device
    • H01L29/78609Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device for preventing leakage current
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/786Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78696Thin film transistors, i.e. transistors with a channel being at least partly a thin film characterised by the structure of the channel, e.g. multichannel, transverse or longitudinal shape, length or width, doping structure, or the overlap or alignment between the channel and the gate, the source or the drain, or the contacting structure of the channel

Abstract

In a process for fabricating a thin-film transistor in which a gate electrode 4 is to be formed on a substrate 1, the process has the steps of forming the gate electrode 4 on the substrate 1, forming a metal oxide layer 7 in such a way as to cover the gate electrode 4, forming a source electrode 6 and a drain electrode 5, and carrying out annealing in an inert gas to change part of the metal oxide layer 7 into a channel region.

Description

DESCRIPTION

THIN-FILM TRANSISTOR FABRICATION PROCESS AND DISPLAY

DEVICE

TECHNICAL FIELD

This invention relates to a process for fabricating a thin-film transistor, and to a display device. More particularly, it relates to a process for fabricating a thin-film transistor in the channel layer of which an oxide semiconductor is used, and to a display device making use of the thin-film transistor obtained. BACKGROUND ART

Japanese Patent Application Laid-open No. 2002- 76356 discloses a technique relating to a thin-film transistor (TFT) in the channel layer of which a transparent conductive oxide polycrystalline thin film is used which makes use of ZnO as its chief component. It is noted that this thin film can be formed at a low temperature and is transparent to visible light and hence a flexible transparent TFT can be fabricated on a substrate such as a plastic sheet or a film.

International Publication WO 2005/088726 Al Pamphlet and Nature, 488, Vol.432 (2004) also disclose a technique in which a transparent amorphous oxide semiconductor film composed of indium, gallium, zinc and oxygen, (a-IGZO film) is used in the channel layer of a TFT. It is further disclosed that a flexible and transparent TFT showing a good electric field effect mobility of 6 to 9 Cm2V-1S-1 can be fabricated at room temperature on a substrate such as a polyethylene terephthalate (PET) film. Nikkei Microdevice, page 73, Fig. 7, the February issue, 2006, further discloses use of SiON in the insulating layer and inter-element isolation region of a thin-film transistor in the channel layer of which a- IGZO is used. Including amorphous silicon thin-film transistors (TFTs) , TFTs are commonly fabricated through many fine- processing steps. For the purpose of fabrication at low costs of TFTs which can enjoy stable operation, it is important to simplify such fine-processing steps. In the case when the transparent semiconductor film containing zinc and oxygen is used in the channel region of a TFT, as disclosed in the above Japanese Patent Application Laid-open No. 2002-76356, International Publication WO 2005/088726 Al Pamphlet and Nature, 488, Vol.432 (2004), there involves the following difficulty.

The conductive transparent oxide channel region is formed by photolithography and by dry etching or wet etching. The dry etching is usually carried out using an expensive vacuum system, and this is a factor of an increase in fabrication cost. The wet etching is effective in view of cost reduction. In the wet etching, however, there are a case in which device size is limited because of, e.g., a low fine-processing precision, and adsorption of water content to the channel region due to wet processing, and a case in which a low through-put may result because a drying step must be added.

DISCLOSURE OF THE INVENTION

Accordingly, the present invention aims to provide a process for fabricating at low costs a thin- film transistor in which an oxide semiconductor is used, which thin-film transistor can be stable because of simplification of its fabrication steps, and provide a display device making use of the thin-film transistor obtained by such a process.

As a means for settling the above subject, the present invention provides a process for fabricating a thin-film transistor in which a gate electrode is to be formed on a substrate; the process comprising the steps of: forming the gate electrode on the substrate; forming a metal oxide layer in such a way as to cover the gate electrode; forming a source electrode and a drain electrode; and carrying out heat treatment in an inert gas to change part of the metal oxide layer into a channel region.

The present invention also provides a process for fabricating a thin-film transistor in which a gate electrode is to be formed on a substrate; the process comprising the steps of: forming the gate electrode on the substrate; forming a gate insulating film in such a way as to cover the gate electrode; forming a metal oxide layer on the gate insulating film; forming a source electrode and a drain electrode; and carrying out heat treatment in an inert gas to change part of the metal oxide layer into a channel region.

According to the present invention, a metal oxide layer for forming therein a high-resistance region and a channel region is formed in a one-time film forming step. For example, a high-resistance metal oxide layer is formed, and part of the high-resistance layer is subjected to heat treatment to make it locally low in resistance. Then, the region having been made low in resistance is utilized as a channel region. As the result, the high-resistance region and the channel region can be formed by utilizing the metal oxide layer formed in the same film forming step. Making part of the metal oxide layer (high-resistance layer) locally change in quality in this way to form a region (channel region) which functions as a high-resistance region and a channel layer enables omission of the step of etching a semiconductor region that has conventionally been required.

The use of this oxide semiconductor thin-film transistor and its fabrication process can provide an electronic element formed of a stable thin-film transistor at low costs. Further features of the present invention will become apparent from the following description of exemplary embodiments with reference to the attached drawings .

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a sectional view showing a configuration of a thin-film transistor of bottom gate structure as a thin-film transistor according to a first embodiment of the present invention. FIG. 2 is a sectional view showing a configuration of a thin-film transistor of bottom gate structure as a thin-film transistor according to a second embodiment of the present invention.

FIG. 3 is a graph showing changes in resistivity which are caused when a high-resistance amorphous In- Ga-Zn-O film is annealed in Ar gas.

FIG. 4 is a sectional view showing an example of a display device in which an electroluminescent element as a display element is used.

FIG. 5 is a sectional view showing an example of a display device in which a liquid-crystal cell as a display element is used.

FIG. 6 is a circuit diagram showing a circuit of a display device in which pixels each containing an electroluminescent display element and a thin-film transistor are two-dimensionally arranged. FIG. 7 is a graph showing the relationship between resistivity and leak current of a film.

FIG. 8 is a diagram for explaining the steps of a process for fabricating a thin-film transistor according to the present invention. FIG. 9 is a diagram for explaining the steps of another process for fabricating a thin-film transistor according to the present invention.

BEST MODE FOR CARRYING OUT THE INVENTION Best-mode embodiments for practicing the present invention are described below with reference to the accompanying drawings.

The thin-film transistor according to the embodiments of the present invention is characterized in that the high-resistance region and the channel region are constituted by the same metal oxide layer. Then, in the present invention, a specific metal oxide material described below is subjected to specific heat treatment to locally change the properties of the metal oxide material to thereby form the high- resistance region and the channel region by the use of the same amorphous oxide layer.

In the present invention, the wording "change part of the metal oxide layer into a channel region" means to make at least some region of the metal oxide layer locally change in quality by heat treatment so as to be changed to have electrical properties that fulfill the function as a channel layer of a semiconductor device.

Now, FIG. 8. shows a flow chart for explaining the steps of a process for fabricating a thin-film transistor which is an embodiment of the present invention. A process for fabricating a thin-film transistor in which a gate electrode is formed on a substrate is described along the steps of the process. (Step of forming a gate electrode) In this step, according to the size of a substrate used and purposes thereof, the material for a gate electrode, gate electrode width and gate electrode film thickness are calculated and designed with voltage drop or heat quantity increased taken into account beforehand. The gate electrode may be formed through vapor deposition or sputtering method and photolithography process. (Step of forming a metal oxide layer) In this step, after the gate electrode is formed, a metal oxide layer is formed in such a way as to cover the gate electrode. A high-resistance film which can be used also as a gate insulating layer is formed by means of, for example, sputtering method. In this step, patterning by the photolithography process may be omitted.

(Step of forming a source electrode and drain electrode)

In this step, a source electrode and drain electrode are formed of, for example, a metal at desired positions by patterning by the photolithography process . (Step of changing part of the metal oxide layer into a channel region)

This step is one of important steps in the present invention. In this step, part of the metal oxide layer (high-resistance layer) is locally modified in quality by carrying out heat treatment in an inert gas to form a high-resistance region and a region capable of acting as a channel layer (channel region) . Furthermore, this step may be repeated in plurality of times to provide a desired channel region. Thus, a desired thin-film transistor is fabricated through the above-mentioned steps.

Next, FIG. 9 shows a flow chart for explaining the steps of a process for fabricating a thin-film transistor which is another embodiment of the present invention. This process is provided with a separate step of forming a gate insulating layer. Each step of the process shown in FIG. 9 is described in the same manner as that for FIG. 8.

(Step of forming a gate electrode on a substrate) In this step, according to the size of a substrate used in forming a gate electrode on the substrate and purposes thereof, the material for a gate electrode, gate electrode width and gate electrode film thickness are calculated and designed with voltage drop or heat quantity increased taken into account beforehand. The gate electrode may be formed through vapor deposition or sputtering method and photolithography process.

(Step of forming a gate insulating film) In this step, a gate insulating film is formed in such a way as to cover the gate electrode. The gate insulating film must have at least film properties, film thickness and gate electrode coverage to such an extent that gate leakage current does not adversely affect the operation of thin-film transistor.

(Step of forming a metal oxide layer) In this step, after the gate insulating film is formed, a metal oxide layer is formed. A high- resistance film which can be used also as a gate insulating film is formed in a thin film by means of, for example, sputtering method. The metal oxide layer can be formed in a thin film because it does not necessarily fulfill a function as a gate insulating film. In this step, patterning by the photolithography process may be omitted.

(Step of forming a source electrode and drain electrode)

In this step, a source electrode and drain electrode are formed of, for example, a metal at desired positions by patterning by, for example, the photolithography process.

(Step of changing part of the metal oxide layer into a channel region) This step is one of important steps in the present invention. In this step, part of the metal oxide layer (high-resistance layer) is locally modified in quality by carrying out heat treatment in an inert gas to form a high-resistance region and a region capable of acting as a channel layer (channel region) . Furthermore, this step may be repeated in plurality of times to provide a desired channel region.

Thus, a desired thin-film transistor is fabricated through the above-mentioned steps. In the high-resistance region and channel region of the thin-film transistor according to the embodiments of the present invention, it is preferable to use an oxide containing Zn and In.

In the high-resistance region, it is preferable to use an amorphous oxide containing Zn and at least one of In, Ga, Al, Fe, Sn, Mg, Ca, Si and Ge and being 108 Ω-cm or more in its resistivity. It is further preferable to use an amorphous oxide of 1010 Ω-cm or more in its resistivity.

The electronic element made up of the thin-film transistor according to the embodiments of the present invention may be used as a drive transistor of a display device. In such a case, the distance between source and drain electrodes of TFTs adjacent to one another may be about 10 μm and the width of each TFT in each pixel may be about 100 μm, as those assumed from pixel size of 200 dpi.

Supposing that the high-resistance region which isolates these elements electrically from each other is 50 nm in layer thickness, its leak current estimated when the resistivity of that region (also called an inter-element isolation film) is set as a variable, it comes to what is shown in FIG. 7. To use the thin-film transistor as an organic EL device driving TFT, the high-resistance region (inter-element isolation film) is required to have a film resistivity of 1010 Ω-cm or more as stated above, because the above leak current is required to be 1O-11 A or less.

A case in which the amorphous oxide semiconductor in the present invention is made to function as the high-resistance region (high-resistance layer) is further described next.

In the case of a polycrystalline transparent conductive oxide composed chiefly of ZnO, oxygen defects tend to occur to cause carrier electrons in large numbers. Also because of the presence of crystal grain boundaries, the resistivity becomes lower than the above value, and hence it is difficult to afford the high-resistance region at which the present invention aims.

In the present invention, a chemical element (stated specifically, Ga) is added which controls the generation of carrier electrons in the oxide semiconductor and also makes the oxide form an amorphous structure with ease, and this enables formation of an oxide film (high-resistance layer) having a high resistivity of 1010 Ω-cm or more that is enough to function as an inter-element isolation region. As electrical properties required for the high- resistance region in the present invention, it may preferably have a resistivity of from 108 Ω-cm or more to 1010 Ω-cm or less. If it has a high resistivity of 1010 Ω'cm or more, it is difficult for that region to be made into a channel layer after annealing. If on the other hand it has a resistivity of less than 108 Ω-cm, the large leak current may be so large as to result in a low function as the inter-element isolation region (inter-element isolation film) .

Meanwhile, the channel region in the present invention is that which is formed by making the oxide semiconductor change in electrical properties by subjecting the high-resistance region (high-resistance layer) to heat treatment, so as to function as a channel layer.

As electrical properties required for the channel region in the present invention, it may preferably have a resistivity of from 101 Ω-cm or more to 107 Ω-cm or less. If it has a resistivity beyond this range, low properties may result when made into the thin-film transistor. In the present invention, the following heat treatment (annealing) is carried out in order to make the high-resistance region change in quality so as to function as the channel region. That is, the heat treatment is carried out for tens of seconds to tens of minutes within the temperature range of from 1500C to 2500C, at a pressure selected from the range of from vacuum to atmospheric pressure (e.g., from 1.1 * 105 Pa to 1.0 x 10"3 Pa and in an atmosphere of an inert gas (such as N2, Ar, He, Ne, Kr or Xe) .

In the present invention, after the channel region has been subjected to the above heat treatment

(annealing) , it is important for that region to be kept in an amorphous state. For example, if the temperature range condition for the heat treatment (annealing) differs from the above range in the present invention, the channel region may come crystallized. If the channel region comes thus crystallized, the channel region may unnecessarily have a low resistance, so that it may have low properties as a channel or may come not to function as a channel.

In the present invention, as specific methods by which the metal oxide layer (or film) is locally made to change in resistivity (change in quality into the channel region), the following methods are available. A metal or a material having a smaller band gap than the oxide insulating layer, such as ITO or IZO, is used in the source electrode or drain electrode, where the electrode is irradiated by using an ultraviolet lamp, a visible-light lamp, an infrared lamp, a near infrared lamp, a far infrared lamp or a visible-light laser. As a result of such irradiation, the source electrode or drain electrode is selectively heated, and hence the region adjoining to the electrode can be made locally low in resistance. In this case as well, like the foregoing, it is important that the amorphous state of the region having been subjected to the heat treatment (annealing) is kept before and after the heat treatment.

Besides, a metal is used in the source electrode or drain electrode, where the oxide semiconductor is irradiated by using an ultraviolet laser or an excimer laser. The electrode formed of the metal reflects (or can not easily absorb) ultraviolet laser or excimer laser. Hence, as a result of such irradiation, the region between the source electrode and the drain electrode can more quickly be made locally low in resistance and made into a channel region. In this case as well, like the foregoing, it is important that the amorphous state of the region having been subjected to the heat treatment (annealing) is kept before and after the heat treatment.

When a top-gate type TFT is used, a source electrode and a drain electrode are formed. Then, a high-resistance metal oxide film which can be used as a gate insulating layer is formed on both the source electrode and drain electrode, thereby forming a gate electrode at a desired position. The vicinities of the source electrode and drain electrode can be irradiated with the above-mentioned light source in an inert gas from the back side of the substrate, thereby performing the same heat treatment (annealing) as mentioned above. With the heat treatment, a high-resistance region and a region capable of acting as a channel layer (channel region) can be formed. In this case as well, it is important that the amorphous state of the region having been subjected to the heat treatment (annealing) is kept before and after the heat treatment. Also in the top-gate type TFT, a source electrode and drain electrode are formed on the substrate, and then a gate insulating layer is formed on the source electrode and drain electrode. Thereafter, a high- resistance metal oxide film which can be used also as a gate insulting layer is formed. Then, a gate electrode is formed at a desired position and the above-mentioned heat treatment is conducted to fabricate a thin-film transistor. In this case, since the high-resistance metal oxide film does not always fulfill a function as a gate insulating layer, the metal oxide film can be formed in a film thickness enough to provide a region acting as a channel layer (channel region) after the annealing. In the present invention, in the case when amorphous oxides containing In, Zn and O are used as the high-resistance region and channel region, the thin-film transistor can be fabricated at room temperature, and hence all film forming steps can be carried out at room temperature as long as the insulating layer is formed by a sputtering method.

As the substrate, usable are a metallic substrate and a glass substrate of course, and also a plastic substrate and a plastic film. First Embodiment: Reverse Stagger Type TFT

FIG. 1 is a sectional view showing the configuration of a thin-film transistor of bottom gate structure, as a thin-film transistor according to a first embodiment of the present invention.

A gate electrode 4 is provided on a substrate 1, and a high-resistance oxide layer 7 is provided thereon as the metal oxide layer, which shows a high resistivity of 1010 Ω-cm or more. On this layer 7, a source electrode 6 and a drain electrode 5 are provided. As materials for these electrodes, usable are, e.g., a metal selected from Mo, Ti, W and Al, or an alloy of any of these metals. For each electrode, at least one layer composed of any of these materials may be formed. Stated specifically, each electrode may be formed in three-layer structure in which a conductor composed of a metal having a relatively low resistance is held between top and bottom different conductors (such as

Mo/W/Mo, Mo/Al/Mo, Ti/Al/Ti, Ti/Mo/Ti and MoW/Al/MoW) .

Thereafter, on the basis of changes in resistivity as shown in FIG. 3 which are caused when the high-resistance oxide layer is subjected to heat treatment (hereinafter "annealing") in Ar gas, the annealing is carried out at a desired temperature to make part of the high-resistance oxide layer low in resistance to provide a channel region 2.

In this annealing, it is desirable to make the semiconductor region have a resistivity of from 103

Ω-cm or more to 107 Ω-cm or less. Making that region have this resistivity enables the thin-film transistor to achieve an electric field effect mobility of 1 cm2/Vs or more. Here, a visible-light lamp is used to carry out irradiation for 10 minutes in an atmosphere of Ar gas at an atmospheric pressure to make locally low in resistance the region adjoining to the source electrode and drain electrode, thus forming a channel region .

In this way, a reverse stagger type bottom gate thin-film transistor can be fabricated in which the inter-element isolation region and the oxide semiconductor region are integrally formed without use of any step of etching the oxide semiconductor region.

Thus, such omission of the step of etching the oxide semiconductor region brings an improvement in through-put in manufacture. Further, any physical interface that may come due to the film formation for the oxide semiconductor layer and gate insulating layer is not present between them, and hence interface levels may reduce to enable remedy of hystereses and also improvement in long-term stability.

The amorphous state can be ascertained by the fact that any clear diffraction peak is not detected when a film for measurement is analyzed by X-ray diffraction at a low angle of incidence, e.g., at an angle of incidence of about 0.5 degree. The fact that any clear diffraction peak is not detected is that a halo pattern is observed. Incidentally, the present embodiment by no means excludes that, where the above material is used in the inter-element isolation region and oxide semiconductor region of an electric field effect type transistor, the inter-element isolation region and the oxide semiconductor region contain a constituent material standing microcrystalline.

Second Embodiment: Reverse Stagger Type TFT FIG. 2 is a sectional view showing the configuration of a thin-film transistor of bottom gate structure, as a thin-film transistor according to a second embodiment of the present invention.

A gate electrode 4 is provided on a substrate 1, and a gate insulating film 3 is further provided thereon. On this film 3, a high-resistance oxide layer 7 is provided as the metal oxide layer, which shows a high resistivity' of 1010 Ω-cm or more. On this layer 7, a source electrode 6 and a drain electrode 5 are provided. Thereafter, on the basis of changes in resistivity as shown in FIG. 3 which are caused when the high-resistance oxide layer is subjected to annealing in an inert gas, the annealing is carried out at a desired temperature to make part of the high- resistance oxide layer low in resistance to provide a channel region 2. He gas is used as the inert gas used when the annealing is carried out. In this annealing, it is desirable to make the oxide semiconductor region have a resistivity of from 103 Ω-cm or more to 107 Ω-cm or less. Making that region have this resistivity enables the thin-film transistor to achieve an electric field effect mobility of 1 cm2/Vs or more. Here, a near infrared lamp is used to carry out irradiation for 15 minutes in an atmosphere of He gas at an atmospheric pressure to make locally low in resistance the region adjoining to the source electrode and drain electrode, thus forming a channel region.

In this way, a reverse stagger type bottom gate thin-film transistor can be fabricated in which the inter-element isolation region and the oxide semiconductor region are integrally formed without use of any step of etching the oxide semiconductor region.

The amorphous state can be ascertained by the fact that any clear diffraction peak is not detected when a film for measurement is analyzed by X-ray diffraction at a low angle of incidence, e.g., at an angle of incidence of about 0.5 degree. The fact that any clear diffraction peak is not detected is that a halo pattern is observed.

Incidentally, the present embodiment by no means excludes that, where the above material is used in the inter-element isolation region and oxide semiconductor region of an electric field effect type transistor, the inter-element isolation region and the oxide semiconductor region contain a constituent material standing microcrystalline.

Third Embodiment: Display Device To the drain electrode which is an output terminal of the above thin-film transistor, an electrode of a display element such as an electroluminescent (EL) element or a liquid-crystal element may be connected to make up a display device. Examples of how the display device is specifically made up are described below with reference to the drawings of display devices.

FIG. 4 is a sectional view showing an example of display device in which an electroluminescent element as a display element is used.

For example, as shown in FIG. 4, a gate electrode 416 and a gate insulating film 415 are formed on a substrate 411, and thereafter on the gate insulating film 415 a high-resistance oxide layer 421 is formed, which shows a high resistivity. Further, a source electrode 413 and a drain electrode 414 are formed, and thereafter the annealing is carried out in an inert gas to make part of the high-resistance oxide layer 421 low in resistance to provide a channel region 412, thus a thin-film transistor is fabricated.

Then, to the drain electrode 414, an electrode 418 is connected through an interlayer insulating film 417. A light-emitting layer 419 is superposed on the electrode 418, and an electrode 420 is further superposed on the electrode 418.

With such configuration, the electric current fed into the light-emitting layer 419 can be controlled by the value of electric current flowing from the source electrode 413 to the drain electrode 414 through the channel region 412.

Thus, this can be controlled by the voltage of the gate electrode 416 of the thin-film transistor. Here, the electrode 418, the electrode 419 and the electrode 420 constitute an inorganic or organic electroluminescent element.

FIG. 5 is a sectional view showing an example of a display device in which a liquid-crystal cell as a display element is used.

As shown in FIG. 5, the drain electrode 514 is extended so as to serve also as an electrode 518, and the display device may be so set up that this electrode may be an electrode 518 through which a voltage is applied to a liquid-crystal cell, or an electrophoresis type particle cell, 523 held between high-resistance films 522 and 524.

The liquid-crystal cell or electrophoresis type particle cell 523, the high-resistance films 522 and

524, the electrode 518 and the electrode 520 constitute the display element. _

23

The voltage to be applied to any of these display elements can be controlled by the value of electric current flowing from the source electrode 51.3 to the drain electrode 514 through the channel region 512. Thus, this can be controlled by the voltage of the gate electrode 516 of the thin-film transistor. Here, high-resistance films 522 and 524 are unnecessary so far as the display medium of the display element is a capsule formed by enclosing a fluid and particles in an insulating coating film envelope.

In the above two examples, examples are illustrated in each of which a pair of electrodes for driving the display element are provided in parallel to the substrate. The present embodiment is by no means limited to this make-up. For example, either of the electrodes or both the electrodes may be provided vertically to the substrate as long as the connection between the TFT output terminal drain electrode and the display element is phase-geometrically identical. Further, in the above two examples, only one thin-film transistor is illustrated, which is connected to the display element. The embodiment is by no means limited to this make-up. For example, the thin-film transistor shown in each drawing may further be connected to other thin-film transistor (s) . The thin- film transistor in the drawing may at least be the last stage of a circuit made up of such thin-film transistors .

Here, in the case when a pair of electrodes for driving the display element are provided in parallel to the substrate, either of the electrodes must be transparent to emitted light or reflected light so far as the display element is a reflection type display element such as an electroluminescent display element or a reflection type liquid-crystal display element. Instead, in the case of a transmission type display element such as a transmission type liquid-crystal display element, both the electrodes must be transparent to transmitted light.

Further, in the thin-film transistor in the display device of the present embodiment, all the constituent members may be set transparent, and this enables fabrication of a transparent display device.

Such a display device may also be fabricated by the use of a low heat resistant substrate such as a plastic substrate which is light-weight, flexible, transparent and made of a resin.

FIG. 6 is a circuit diagram showing a circuit of a display device in which pixels each containing an electroluminescent display element (here an organic electroluminescent display element) and a thin-film transistor are two-dimensionally arranged.

In FIG. 6, reference numeral 61 denotes a transistor which drives an organic EL layer; and 62, a transistor which selects a pixel. A capacitor 63 is a device for retaining the state that the pixel has been selected, and stores electric charges between a common electrode line 67 and the source portion of the transistor 62 to retain gate signals of the transistor 61. The selection of pixels is decided by scanning electrode lines 65 and signal electrode lines 66. Stated more specifically, image signals are applied as pulse signals from a driver circuit (not shown) to the gate electrode through a scanning electrode line 65. At the same time, image signals are also applied as pulse signals from another driver circuit (not shown) to the transistor 62 through a signal electrode line 66, thus the pixel is selected. At that moment, the transistor 62 comes into the on state, and electric charges are stored in the capacitor 63 located between the signal electrode line 66 and the source of the transistor 62, whereupon the gate voltage of the transistor 61 is kept to the desired voltage and the transistor 61 comes into the on state. This state is retained until the next signals are received. While the transistor 61 is in the on state, voltage and electric current are continued being fed to the organic EL layer 64, thus the emission of light is maintained.

In this example shown in FIG. 6, each pixel is made up of two transistors and one capacitor. In order to improve display performance, the transistors and so forth may be incorporated in a larger number in each / pixel.

What is essential is that an In-Ga-Zn-O type thin-film transistor, which is the thin-film transistor according to the present invention, can be fabricated at a low temperature and is transparent, is used in the transistor portion, and this can bring an effective electroluminescent display element. Examples of the present invention are demonstrated below with reference to the drawings. Example 1

In this Example, a method of fabricating a reverse stagger (bottom gate) type MIS FET (metal insulator semiconductor field effect transistor) element is presented which is shown in FIG. 1.

First, on a glass substrate (1737, available from Corning Incorporated) , a Ti 10 nm/Au 100 nm gate terminal is formed by photolithography and lift-off procedure. Further thereon, as a high-resistance oxide layer, showing a high resistivity, an amorphous In-Ga- Zn-O film is formed at room temperature by sputtering to have a thickness of 400 nm and a metal compositional ratio of In:Ga:Zn = 1.00:0.94:0.65. A sintered body of In:Ga:Zn = 1:1:1 is used as a sputtering target. In the sputtering, an oxygen-argon mixed gas is used as sputtering gas. The oxygen-argon mixed gas is set to be 5.0 x 101 Pa in total pressure and 7.0 * 102 Pa in oxygen partial pressure.

The film thus obtained can be obtained as a thin oxide film having the high resistivity of 1010 Ω*cm or more that is enough to function as an inter-element isolation region.

Thereafter, an Mo 100 nm/Ti 5 nm film is formed by electron beam vacuum deposition, followed by photolithography and lift-off procedure to form a source electrode and a drain electrode.

Further thereafter, the heat treatment amorphous In-Ga-Zn-O film, which is transparent to light of the visible-light region, is heated with a lamp in an atmosphere of an inert gas. Here, irradiation is carried out for 10 minutes in an atmosphere of Ar gas, at an atmospheric pressure and using a visible-light lamp, to make locally low in resistance the region adjoining to the source electrode and drain electrode, so that a channel region is formed. The source and drain electrodes absorb and reflect the light of the lamp, and this enables the source and drain electrodes to be locally heated to 15O0C or more to 2500C or less to form an oxide semiconductor region (the channel region) . Thus, it is able to complete the reverse stagger (bottom gate) type MIS FET element shown in FIG. 1, in which the inter-element isolation region and the oxide semiconductor region are integrally formed without use of any step of etching the oxide semiconductor region.

This MIS FET element can achieve an electric field effect mobility of 1 cm2/Vs or more and an off current IE of -11 A or less Example 2

In this Example, a method of fabricating a reverse stagger (bottom gate) type MIS FET element is presented which is shown in FIG. 2. First, on a glass substrate (1737, available from Corning Incorporated) , a Ti 10 nm/Au 100 nm gate terminal is formed by photolithography and lift-off procedure. Further thereon, an insulating layer composed of a-SiOx is formed by sputtering in a thickness of 100 nm. In the sputtering, SiO2 target is used as a sputtering target, and an oxygen-argon mixed gas is used as sputtering gas.

Then, on this insulating layer, an amorphous In- Ga-Zn-O film to be used as an inter-element isolation region and an oxide semiconductor region is formed at room temperature by sputtering to have a thickness of 35 nm and a metal compositional ratio of In: Ga: Zn = 1.00:0.94:0.65. In the sputtering, an oxygen-argon mixed gas is used as sputtering gas. The oxygen-argon mixed gas is set to be 5.1 * 10"1 Pa in total pressure and 6.5 * 10"2 Pa in oxygen partial pressure.

The film thus obtained can be obtained as a thin oxide film having the high resistivity of 1010 Ω-cm or more that is enough to function as an inter-element isolation region.

Thereafter, the a-SiOx film as the insulating layer and the high-resistant amorphous In-Ga-Zn-O film, which are transparent to light of the visible-light region, are heated with a lamp in an atmosphere of an inert gas (He gas) . Here, irradiation is carried out for 15 minutes in an atmosphere of He gas, at an atmospheric pressure and using a near infrared lamp, to make locally low in resistance the region adjoining to the source electrode and drain electrode, so that a channel region is formed.

Only the gate electrode absorbs and reflects the light of the lamp, and this enables only the gate electrode to be locally heated to 1500C or more to 2000C or less to form an oxide semiconductor region (the channel region) .

Finally, an Au 100 nm/Ti 5 nm film is formed by electron beam vacuum deposition, followed by photolithography and lift-off procedure to form a source terminal and a drain terminal.

Thus, it is able to complete the reverse stagger (bottom gate) type MIS FET element shown in FIG. 2, in which the inter-element isolation region and the oxide semiconductor region are integrally formed without use of any step of etching the oxide semiconductor region. This MIS FET element can achieve an electric field effect mobility of 1 cm2/Vs or more and an off current of ICT11 A or less.

Example 3 In this Example, the display device shown in FIG. 5 is described, which makes use of a liquid-crystal cell as a display element.

The steps of fabricating the thin-film transistor in Example 2 are repeated to fabricate the thin-film transistor as shown in FIG. 5.

In the above thin-film transistor, an island of an ITO film serving as the drain electrode is extended up to 100 μm at its short side. A portion of 90 μm of the film thus extended is left to secure wirings to the source electrode and gate electrode. In this state, the thin-film transistor is covered with an insulating layer to obtain a substrate member. On this member, apolyimide film is formed by coating, which is then subjected to rubbing. Meanwhile, an ITO film and a polyimide film are formed on a plastic substrate in the same manner, followed by rubbing to prepare a substrate member, and this is set opposite leaving an air space of 5 μm, to the polyimide film formed on the aforesaid substrate member with the thin-film transistor formed, where a nematic liquid crystal is injected into this air space. The structure thus obtained is further provided on its both sides with a pair of polarizing plates.

Here, a voltage is applied to the source electrode of the thin-film transistor, and the voltage applied to the gate electrode is changed, whereupon light transmittance changes only at a region of 30 μm * 90 μm corresponding to a part of the ITO film island extended from the drain electrode. This light transmittance can also be continuously changed by source-to-drain voltage under application of gate voltage where the thin-film transistor comes into the on state.

Thus, the display device corresponding to the FIG. 5 device is fabricated, which makes use of the liquid- crystal cell as a display element. Further, in this Example, the device may be so set up that a white plastic substrate is used as the substrate on which the thin-film transistor is to be fabricated, that each electrode of the thin-film transistor is replaced with a gold electrode, and that the polyimide film and the polarizing plates are removed.

Then, the device is so set up that the air space between the white and transparent substrates is filled with a capsule formed by enclosing particles and a fluid in an insulating coating film envelope.

In the case of the display device set up in this way, the voltage applied across the drain electrode extended according to this thin-film transistor and the upper part ITO film is controlled, whereby the particles in the capsule move up and down. In virtue of such movement, the reflectance as viewed from the transparent substrate side, of the drain electrode region extended is controlled, and this enables display.

In this Example, the thin-film transistor may also be fabricated in plurality so that thin-film transistors may stand adjacent to one another. For example, a current control circuit made up of four transistors and one capacitor may be set up, where one of the transistors at its final stage is so set as to be the thin-film transistor shown in FIG. 4, to drive the electroluminescent element. For example, a thin-film transistor is used in which the above ITO film is set as the drain electrode. Then, an organic electroluminescent element consisting basically of a charge injection layer and a light- emitting layer is formed at the region of 30 μm x 90 μm corresponding to a part of the ITO film island extended from the drain electrode. Thus, a display device can be fabricated which makes use of the electroluminescent'1 element .

Example 4 In this Example, the display element and thin- film transistor (TFT) in Example 3 are two- dimensionally arranged. For example, pixels each holding an area of about 30 μm x 115 μm inclusive of that of the display element (such as the liquid-crystal cell and the electroluminescent element) and TFT in Example 3 are arranged in a number of 7,425 * 1,790 at pitches of 400 μm in the short-side direction and at pitches of 120 μm in the long-side direction.

Then, 1,790 lines of gate wirings and 7,425 lines of signal wirings are provided; the former passing through gate electrodes of 7,425 TFTs in the long-side direction, and the latter passing through source electrodes of 1,790 TFTs in the short-side direction at their portions protruding by 5 μm from islands of amorphous oxide semiconductor films. Then, these wirings are connected to a gate driver circuit and a source driver circuit.

Further, in the case of the liquid-crystal display element, color filters in which RGB stand repeated in long-side direction under positional alignment in the same size as the liquid-crystal display element may be provided on the surface, so that an active matrix type color image display device can be set up which is of about 211 ppi and A4 size.

In the case of the electroluminescent element as well, the gate electrode of a first TFT and the source electrode of a second TFT of two TFTs included in one electroluminescent element may be wired to the gate line and the signal line, respectively. Then, light emission wavelengths of electroluminescent elements may be repeated in RGB in the long-side direction. Thus, a light-emitting color image display device can be set up which has the same resolution for each element.

Here, the driver circuits which drive the active matrix may be made up using the TFTs according to the present invention which are the same as the TFTs of pixels, or using any existing IC chips. Example 5

In this Example, an electrophoresis type display device is described which is made up like the liquid- crystal cell shown in FIG. 5.

The steps of fabricating the thin-film transistor are the same as those in Example 2. However, as the sizes of the thin-film transistor, the channel length is 70 μm, the channel width is 140 μm and the gate overlap length is 5 μm, thus a thin-film transistor adapted to pixel size is used. In the above thin-film transistor, an island of an ITO film serving as the drain electrode is extended up to 338 μm at its short side. A portion of 230 μm of the film thus extended is left to secure wirings to the source electrode and gate electrode. In this state, the thin-film transistor is covered with an insulating layer .

An electrode is also formed on a transparent substrate (not shown) , and its electrode side is so disposed as to be set opposite to the above ITO film side, leaving an air space, and this air space is sealed with partitions or the like so that a colored solvent containing electrophoretic particles may not leak. Thus, an electrode-to-electrode distance of 80 μm is secured. A solvent colored with a black coloring matter and white electrophoretic particles (titanium oxide having an average particle diameter of 6 μm) are dispersed between these electrodes. A voltage is applied thereto from the thin-film transistor side, and this enables black-and-white display.

Black-and-white display can also be performed where particles obtained by mixing carbon in polystyrene resin are used as colored electrophoretic particles (having an average particle diameter of 1.5 μm) in silicone oil as a colorless transparent liquid. The electrode in this case, however, may more preferably be formed of a high-reflectance metal because a higher contrast can be secured.

As the colored electrophoretic particles, a color toner may also be used which has a small particle diameter of 10 μm or less, and this enables color . display with ease. A cholesteric liquid crystal may also be injected into the space between these electrodes set opposite to each other, so as to reflect light suited to the properties of this cholesteric liquid crystal. This also enables color display.

While the present invention has been described with reference to exemplary embodiments, it is to be understood that the invention is not limited to the disclosed exemplary embodiments. The scope of the following claims is to be accorded the broadest interpretation so as to encompass all such modifications and equivalent structures and functions.

This application claims the benefit of Japanese Patent Application Nos. 2007-039363, filed February 20, 2007, 2007-136697, filed May 23, 2007, and 2008-028001, filed February 7, 2008 which are hereby incorporated by reference herein in their entirety.

Claims

1. A process for fabricating a thin-film transistor in which a gate electrode is to be formed on a substrate; the process comprising the steps of: forming the gate electrode on the substrate; forming a metal oxide layer in such a way as to cover the gate electrode; forming a source electrode and a drain electrode; and carrying out heat treatment in an inert gas to change part of the metal oxide layer into a channel region.
2. A process for fabricating a thin-film transistor in which a gate electrode is to be formed on a substrate; the process comprising the steps of: forming the gate electrode on the substrate; forming a gate insulating film in such a way as to cover the gate electrode; forming a metal oxide layer on the gate insulating film; forming a source electrode and a drain electrode; and carrying out heat treatment in an inert gas to change part of the metal oxide layer into a channel region.
3. The process for fabricating a thin-film transistor according to claim 1 or 2, wherein the metal oxide layer comprises Zn as a material.
4. The process for fabricating a thin-film transistor according to claim 3, wherein the metal oxide layer further comprises at least one of In, Ga, Al, Fe, Sn, Mg, Ca, Si and Ge, has a resistivity of 108 Ω-cm or more, and is amorphous.
5. The process for fabricating a thin-film transistor according to claim 4, wherein the inert gas is Ar gas.
6. A display device which comprises the thin-film transistor fabricated by the process for fabricating a thin-film transistor according to any one of claims 1 to 5, the source electrode or the drain electrode of which transistor is connected to an electrode of a display element.
7. The display device according to claim 6, wherein the display element is an electroluminescent element .
8. The display device according to claim 6, wherein the display element is a liquid-crystal cell.
PCT/JP2008/053109 2007-02-20 2008-02-18 Thin-film transistor fabrication process and display device WO2008105347A1 (en)

Priority Applications (6)

Application Number Priority Date Filing Date Title
JP2007-039363 2007-02-20
JP2007039363 2007-02-20
JP2007136697A JP5196870B2 (en) 2007-05-23 2007-05-23 Electronic device and a manufacturing method thereof using an oxide semiconductor
JP2007-136697 2007-05-23
JP2008028001A JP2008235871A (en) 2007-02-20 2008-02-07 Method for forming thin film transistor and display unit
JP2008-028001 2008-02-07

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US12/524,138 US8436349B2 (en) 2007-02-20 2008-02-18 Thin-film transistor fabrication process and display device
CN 200880005310 CN101617408B (en) 2007-02-20 2008-02-18 A method of manufacturing a thin film transistor and a display device

Publications (1)

Publication Number Publication Date
WO2008105347A1 true WO2008105347A1 (en) 2008-09-04

Family

ID=39434300

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2008/053109 WO2008105347A1 (en) 2007-02-20 2008-02-18 Thin-film transistor fabrication process and display device

Country Status (1)

Country Link
WO (1) WO2008105347A1 (en)

Cited By (43)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2011001822A1 (en) * 2009-07-03 2011-01-06 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing semiconductor device
WO2011007675A1 (en) * 2009-07-17 2011-01-20 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and manufacturing method thereof
WO2011010542A1 (en) * 2009-07-23 2011-01-27 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method for manufacturing the same
WO2011013523A1 (en) * 2009-07-31 2011-02-03 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method for manufacturing the same
WO2011027701A1 (en) * 2009-09-04 2011-03-10 Semiconductor Energy Laboratory Co., Ltd. Light-emitting device and method for manufacturing the same
WO2011027676A1 (en) * 2009-09-04 2011-03-10 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and manufacturing method thereof
WO2011027664A1 (en) * 2009-09-04 2011-03-10 Semiconductor Energy Laboratory Co., Ltd. Liquid crystal display device and method for manufacturing the same
WO2011046025A1 (en) * 2009-10-16 2011-04-21 Semiconductor Energy Laboratory Co., Ltd. Logic circuit and semiconductor device
JP2011124561A (en) * 2009-11-13 2011-06-23 Semiconductor Energy Lab Co Ltd Semiconductor device and manufacturing method thereof
JP2011129895A (en) * 2009-11-20 2011-06-30 Semiconductor Energy Lab Co Ltd Method of manufacturing semiconductor device
JP2012033778A (en) * 2010-07-30 2012-02-16 Dainippon Printing Co Ltd Thin film transistor and manufacturing method of the same, thin film transistor array and manufacturing method of the same and display device
US8183099B2 (en) 2008-12-19 2012-05-22 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing transistor
US8242496B2 (en) 2009-07-17 2012-08-14 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method for manufacturing the same
US8488077B2 (en) 2009-08-27 2013-07-16 Semiconductor Energy Laboratory Co., Ltd. Display device and method for manufacturing the same
US8492764B2 (en) 2009-08-07 2013-07-23 Semicondcutor Energy Laboratory Co., Ltd. Light-emitting device and manufacturing method thereof
US8552423B2 (en) 2009-07-18 2013-10-08 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method for manufacturing semiconductor device
US8643011B2 (en) 2008-11-20 2014-02-04 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method for manufacturing the same
US8654272B2 (en) 2009-08-07 2014-02-18 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device wherein each of a first oxide semiconductor layer and a second oxide semiconductor layer includes a portion that is in an oxygen-excess state which is in contact with a second insulatng layer
US8704267B2 (en) 2008-10-16 2014-04-22 Semiconductor Energy Laboratory Co., Ltd. Light-emitting display device
US8729550B2 (en) 2009-07-18 2014-05-20 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method for manufacturing semiconductor device
US8759829B2 (en) 2009-03-27 2014-06-24 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device comprising oxide semiconductor layer as channel formation layer
US8796683B2 (en) 2011-12-23 2014-08-05 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device
US8796078B2 (en) 2009-05-29 2014-08-05 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and manufacturing method thereof
CN104078471A (en) * 2008-12-24 2014-10-01 株式会社半导体能源研究所 The semiconductor device
US8884287B2 (en) 2009-01-16 2014-11-11 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and manufacturing method thereof
US8890166B2 (en) 2009-09-04 2014-11-18 Semiconductor Energy Laboratory Co., Ltd. Light-emitting device and method for manufacturing the same
US8890781B2 (en) 2009-10-21 2014-11-18 Semiconductor Energy Laboratory Co., Ltd. Display device and electronic device including display device
US8901557B2 (en) 2012-06-15 2014-12-02 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device
US8900916B2 (en) 2009-07-10 2014-12-02 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing semiconductor device including oxide semiconductor film
US8912541B2 (en) 2009-08-07 2014-12-16 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method for manufacturing the same
US8946702B2 (en) 2012-04-13 2015-02-03 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device
US8987822B2 (en) 2009-02-20 2015-03-24 Semiconductor Energy Laboratory Co., Ltd. Thin film transistor, method for manufacturing the same, and semiconductor device
US9040985B2 (en) 2009-01-23 2015-05-26 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method for manufacturing the same
US9054137B2 (en) 2009-06-30 2015-06-09 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing semiconductor device
US9111806B2 (en) 2008-10-24 2015-08-18 Semiconductor Energy Laboratory Co., Ltd. Oxide semiconductor, thin film transistor, and display device
US9209310B2 (en) 2009-10-09 2015-12-08 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method for manufacturing the semiconductor device
US9406808B2 (en) 2009-10-08 2016-08-02 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device, display device, and electronic appliance
US20180076335A1 (en) * 2009-10-21 2018-03-15 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and manufacturing method for the same
US9923000B2 (en) 2011-12-23 2018-03-20 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and manufacturing method thereof
US9941414B2 (en) 2010-03-26 2018-04-10 Semiconductor Energy Laboratory Co., Ltd. Metal oxide semiconductor device
US9954004B2 (en) 2010-12-28 2018-04-24 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device
US10002949B2 (en) 2009-11-06 2018-06-19 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device
US10269883B2 (en) 2008-11-18 2019-04-23 Semiconductor Energy Laboratory Co., Ltd. Light-emitting device method for manufacturing the same, and cellular phone

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2004038757A2 (en) * 2002-05-21 2004-05-06 The State Of Oregon Acting By And Through The State Board Of Higher Education On Behalf Of Oregon State University Transistor structures and methods for making the same
JP2006165531A (en) * 2004-11-10 2006-06-22 Canon Inc Method of manufacturing field effect transistor
EP1737044A1 (en) * 2004-03-12 2006-12-27 Japan Science and Technology Agency Amorphous oxide and thin film transistor

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2004038757A2 (en) * 2002-05-21 2004-05-06 The State Of Oregon Acting By And Through The State Board Of Higher Education On Behalf Of Oregon State University Transistor structures and methods for making the same
EP1737044A1 (en) * 2004-03-12 2006-12-27 Japan Science and Technology Agency Amorphous oxide and thin film transistor
JP2006165531A (en) * 2004-11-10 2006-06-22 Canon Inc Method of manufacturing field effect transistor

Cited By (100)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8704267B2 (en) 2008-10-16 2014-04-22 Semiconductor Energy Laboratory Co., Ltd. Light-emitting display device
US9111806B2 (en) 2008-10-24 2015-08-18 Semiconductor Energy Laboratory Co., Ltd. Oxide semiconductor, thin film transistor, and display device
US9647137B2 (en) 2008-10-24 2017-05-09 Semiconductor Energy Laboratory Co., Ltd. Oxide semiconductor, thin film transistor, and display device
US10141343B2 (en) 2008-10-24 2018-11-27 Semiconductor Energy Laboratory Co., Ltd. Oxide semiconductor, thin film transistor, and display device
US10269883B2 (en) 2008-11-18 2019-04-23 Semiconductor Energy Laboratory Co., Ltd. Light-emitting device method for manufacturing the same, and cellular phone
US9252288B2 (en) 2008-11-20 2016-02-02 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method for manufacturing the same
US9893200B2 (en) 2008-11-20 2018-02-13 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method for manufacturing the same
US8643011B2 (en) 2008-11-20 2014-02-04 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method for manufacturing the same
US9601601B2 (en) 2008-12-19 2017-03-21 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing transistor
US8183099B2 (en) 2008-12-19 2012-05-22 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing transistor
CN104078471A (en) * 2008-12-24 2014-10-01 株式会社半导体能源研究所 The semiconductor device
US9443888B2 (en) 2008-12-24 2016-09-13 Semiconductor Energy Laboratory Co., Ltd. Method of manufacturing semiconductor device including transistor and resistor incorporating hydrogen in oxide semiconductor
US9941310B2 (en) 2008-12-24 2018-04-10 Semiconductor Energy Laboratory Co., Ltd. Driver circuit with oxide semiconductor layers having varying hydrogen concentrations
US9202827B2 (en) 2008-12-24 2015-12-01 Semiconductor Energy Laboratory Co., Ltd. Driver circuit and semiconductor device
US8884287B2 (en) 2009-01-16 2014-11-11 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and manufacturing method thereof
US9040985B2 (en) 2009-01-23 2015-05-26 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method for manufacturing the same
US9859306B2 (en) 2009-02-20 2018-01-02 Semiconductor Energy Laboratory Co., Ltd. Thin film transistor, method for manufacturing the same, and semiconductor device
US10096623B2 (en) 2009-02-20 2018-10-09 Semiconductor Energy Laboratory Co., Ltd. Thin film transistor, method for manufacturing the same, and semiconductor device
US9443981B2 (en) 2009-02-20 2016-09-13 Semiconductor Energy Laboratory Co., Ltd. Thin film transistor, method for manufacturing the same, and semiconductor device
US9209283B2 (en) 2009-02-20 2015-12-08 Semiconductor Energy Laboratory Co., Ltd. Thin film transistor, method for manufacturing the same, and semiconductor device
US8987822B2 (en) 2009-02-20 2015-03-24 Semiconductor Energy Laboratory Co., Ltd. Thin film transistor, method for manufacturing the same, and semiconductor device
US8759829B2 (en) 2009-03-27 2014-06-24 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device comprising oxide semiconductor layer as channel formation layer
US9184189B2 (en) 2009-03-27 2015-11-10 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device, display device, and electronic appliance
US10283627B2 (en) 2009-05-29 2019-05-07 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and manufacturing method thereof
US8796078B2 (en) 2009-05-29 2014-08-05 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and manufacturing method thereof
US9136115B2 (en) 2009-06-30 2015-09-15 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing semiconductor device
US9831101B2 (en) 2009-06-30 2017-11-28 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing semiconductor device
US10090171B2 (en) 2009-06-30 2018-10-02 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing semiconductor device
JP2017050546A (en) * 2009-06-30 2017-03-09 株式会社半導体エネルギー研究所 Manufacturing method for semiconductor device
US9054137B2 (en) 2009-06-30 2015-06-09 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing semiconductor device
US9576795B2 (en) 2009-06-30 2017-02-21 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device
US10297679B2 (en) 2009-07-03 2019-05-21 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing semiconductor device
US9887276B2 (en) 2009-07-03 2018-02-06 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing semiconductor device having oxide semiconductor
WO2011001822A1 (en) * 2009-07-03 2011-01-06 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing semiconductor device
US8637347B2 (en) 2009-07-03 2014-01-28 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing semiconductor device
US8900916B2 (en) 2009-07-10 2014-12-02 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing semiconductor device including oxide semiconductor film
US8242496B2 (en) 2009-07-17 2012-08-14 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method for manufacturing the same
WO2011007675A1 (en) * 2009-07-17 2011-01-20 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and manufacturing method thereof
US8378343B2 (en) 2009-07-17 2013-02-19 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and manufacturing method thereof
US9263472B2 (en) 2009-07-18 2016-02-16 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method for manufacturing semiconductor device
US8552423B2 (en) 2009-07-18 2013-10-08 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method for manufacturing semiconductor device
US8987048B2 (en) 2009-07-18 2015-03-24 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method for manufacturing semiconductor device
US9184185B2 (en) 2009-07-18 2015-11-10 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method for manufacturing semiconductor device
US8729550B2 (en) 2009-07-18 2014-05-20 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method for manufacturing semiconductor device
US8648343B2 (en) 2009-07-23 2014-02-11 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method for manufacturing the same
WO2011010542A1 (en) * 2009-07-23 2011-01-27 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method for manufacturing the same
US9024313B2 (en) 2009-07-31 2015-05-05 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device
US8420441B2 (en) 2009-07-31 2013-04-16 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing oxide semiconductor device
US9362416B2 (en) 2009-07-31 2016-06-07 Semiconductor Energy Laboratory Co., Ltd. Semiconductor wearable device
US9741779B2 (en) 2009-07-31 2017-08-22 Semiconductor Energy Laboratory Co., Ltd. Oxide semiconductor device
WO2011013523A1 (en) * 2009-07-31 2011-02-03 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method for manufacturing the same
US9153602B2 (en) 2009-08-07 2015-10-06 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device wherein an oxide semiconductor layer comprises a crystal and has a degree of crystallization of 80% or more
US8492764B2 (en) 2009-08-07 2013-07-23 Semicondcutor Energy Laboratory Co., Ltd. Light-emitting device and manufacturing method thereof
US8654272B2 (en) 2009-08-07 2014-02-18 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device wherein each of a first oxide semiconductor layer and a second oxide semiconductor layer includes a portion that is in an oxygen-excess state which is in contact with a second insulatng layer
US9583509B2 (en) 2009-08-07 2017-02-28 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device wherein an oxide semiconductor layer has a degree of crystallization of 80% or more
US8885115B2 (en) 2009-08-07 2014-11-11 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device wherein each of a first oxide semiconductor layer and a second oxide semiconductor layer includes a portion that is in an oxygen-excess state and is in contact with an insulating layer
US8912541B2 (en) 2009-08-07 2014-12-16 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method for manufacturing the same
US9837442B2 (en) 2009-08-07 2017-12-05 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device comprising a plurality of N-channel transistors wherein the oxide semiconductor layer comprises a portion being in an oxygen-excess state
US8994889B2 (en) 2009-08-27 2015-03-31 Semiconductor Energy Laboratory Co., Ltd. Display device and method for manufacturing the same
US8488077B2 (en) 2009-08-27 2013-07-16 Semiconductor Energy Laboratory Co., Ltd. Display device and method for manufacturing the same
US8879011B2 (en) 2009-08-27 2014-11-04 Semiconductor Energy Laboratory Co., Ltd. Display device and method for manufacturing the same
WO2011027701A1 (en) * 2009-09-04 2011-03-10 Semiconductor Energy Laboratory Co., Ltd. Light-emitting device and method for manufacturing the same
US9601516B2 (en) 2009-09-04 2017-03-21 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and manufacturing method thereof
JP2011077517A (en) * 2009-09-04 2011-04-14 Semiconductor Energy Lab Co Ltd Liquid crystal display device and method for manufacturing the same
US8890166B2 (en) 2009-09-04 2014-11-18 Semiconductor Energy Laboratory Co., Ltd. Light-emitting device and method for manufacturing the same
US8742422B2 (en) 2009-09-04 2014-06-03 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and manufacturing method thereof
WO2011027676A1 (en) * 2009-09-04 2011-03-10 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and manufacturing method thereof
WO2011027664A1 (en) * 2009-09-04 2011-03-10 Semiconductor Energy Laboratory Co., Ltd. Liquid crystal display device and method for manufacturing the same
US8218099B2 (en) 2009-09-04 2012-07-10 Semiconductor Energy Laboratory Co., Ltd. Liquid crystal display device and method for manufacturing the same
US10115831B2 (en) 2009-10-08 2018-10-30 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device having an oxide semiconductor layer comprising a nanocrystal
US9406808B2 (en) 2009-10-08 2016-08-02 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device, display device, and electronic appliance
US9209310B2 (en) 2009-10-09 2015-12-08 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method for manufacturing the semiconductor device
US10211344B2 (en) 2009-10-16 2019-02-19 Semiconductor Energy Laboratory Co., Ltd. Logic circuit and semiconductor device
CN102576738A (en) * 2009-10-16 2012-07-11 株式会社半导体能源研究所 A logic circuit and semiconductor device
WO2011046025A1 (en) * 2009-10-16 2011-04-21 Semiconductor Energy Laboratory Co., Ltd. Logic circuit and semiconductor device
US10079307B2 (en) 2009-10-21 2018-09-18 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and manufacturing method for the same
US8890781B2 (en) 2009-10-21 2014-11-18 Semiconductor Energy Laboratory Co., Ltd. Display device and electronic device including display device
US20180076335A1 (en) * 2009-10-21 2018-03-15 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and manufacturing method for the same
US10083651B2 (en) 2009-10-21 2018-09-25 Semiconductor Energy Laboratory Co., Ltd. Display device and electronic device including display device
US9165502B2 (en) 2009-10-21 2015-10-20 Semiconductor Energy Laboratory Co., Ltd. Display device and electronic device including display device
US10002949B2 (en) 2009-11-06 2018-06-19 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device
JP2011124561A (en) * 2009-11-13 2011-06-23 Semiconductor Energy Lab Co Ltd Semiconductor device and manufacturing method thereof
US9006729B2 (en) 2009-11-13 2015-04-14 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and manufacturing method thereof
US9461181B2 (en) 2009-11-20 2016-10-04 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing semiconductor device
JP2011129895A (en) * 2009-11-20 2011-06-30 Semiconductor Energy Lab Co Ltd Method of manufacturing semiconductor device
US10186619B2 (en) 2009-11-20 2019-01-22 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing semiconductor device
US9093262B2 (en) 2009-11-20 2015-07-28 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing semiconductor device
US9941414B2 (en) 2010-03-26 2018-04-10 Semiconductor Energy Laboratory Co., Ltd. Metal oxide semiconductor device
JP2012033778A (en) * 2010-07-30 2012-02-16 Dainippon Printing Co Ltd Thin film transistor and manufacturing method of the same, thin film transistor array and manufacturing method of the same and display device
US9954004B2 (en) 2010-12-28 2018-04-24 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device
US8796683B2 (en) 2011-12-23 2014-08-05 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device
US9559213B2 (en) 2011-12-23 2017-01-31 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device
US9166061B2 (en) 2011-12-23 2015-10-20 Semiconcductor Energy Laboratory Co., Ltd. Semiconductor device
US9923000B2 (en) 2011-12-23 2018-03-20 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and manufacturing method thereof
US10158026B2 (en) 2012-04-13 2018-12-18 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device including oxide semiconductor stacked layers
US9472679B2 (en) 2012-04-13 2016-10-18 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device
US8946702B2 (en) 2012-04-13 2015-02-03 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device
US9490369B2 (en) 2012-06-15 2016-11-08 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device
US8901557B2 (en) 2012-06-15 2014-12-02 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device
US9847430B2 (en) 2012-06-15 2017-12-19 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device

Similar Documents

Publication Publication Date Title
JP5801447B2 (en) Display device, a display module and electronic equipment
KR101609557B1 (en) Semiconductor device
EP2159844B1 (en) Amorphous oxide semiconductor and thin film transistor using the same
KR101606014B1 (en) Semiconductor device and manufacturing method thereof
JP5325446B2 (en) Semiconductor device and manufacturing method thereof
KR101634098B1 (en) Semiconductor device
US7453087B2 (en) Thin-film transistor and thin-film diode having amorphous-oxide semiconductor layer
US5847410A (en) Semiconductor electro-optical device
KR101507324B1 (en) Display device
KR101831167B1 (en) Semiconductor device
JP5572774B1 (en) Semiconductor device
JP5704790B2 (en) Thin film transistor, and a display device
US8148721B2 (en) Bottom gate type thin film transistor, method of manufacturing the same, and display apparatus
US7211825B2 (en) Indium oxide-based thin film transistors and circuits
CN101681928B (en) Manufacturing method of thin film transistor using oxide semiconductor
US8659016B2 (en) Thin film transistor, method of manufacturing the same and flat panel display device having the same
US10147742B2 (en) Display device
US9035313B2 (en) Thin film transistor, method of manufacturing the same and flat panel display device having the same
JP5358707B2 (en) El display device
US7994510B2 (en) Thin film transistor, method of manufacturing the same and flat panel display device having the same
KR101437964B1 (en) Display device
US8586979B2 (en) Oxide semiconductor transistor and method of manufacturing the same
KR101803264B1 (en) Semiconductor device
US8101947B2 (en) System and method for manufacturing a thin-film device
US20070152217A1 (en) Pixel structure of active matrix organic light-emitting diode and method for fabricating the same

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 200880005310.5

Country of ref document: CN

121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 08711873

Country of ref document: EP

Kind code of ref document: A1

WWE Wipo information: entry into national phase

Ref document number: 12524138

Country of ref document: US

NENP Non-entry into the national phase in:

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 08711873

Country of ref document: EP

Kind code of ref document: A1