WO2008060543A2 - P-i-n diode crystallized adjacent to a silicide in series with a dielectric antifuse and methods of forming the same - Google Patents

P-i-n diode crystallized adjacent to a silicide in series with a dielectric antifuse and methods of forming the same Download PDF

Info

Publication number
WO2008060543A2
WO2008060543A2 PCT/US2007/023855 US2007023855W WO2008060543A2 WO 2008060543 A2 WO2008060543 A2 WO 2008060543A2 US 2007023855 W US2007023855 W US 2007023855W WO 2008060543 A2 WO2008060543 A2 WO 2008060543A2
Authority
WO
WIPO (PCT)
Prior art keywords
dielectric
contiguous
germanide
diode
conductors
Prior art date
Application number
PCT/US2007/023855
Other languages
French (fr)
Other versions
WO2008060543A3 (en
Inventor
S. Brad Herner
Original Assignee
Sandisk 3D Llc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority to US11/560,283 priority Critical patent/US7682920B2/en
Priority to US11/560,283 priority
Priority to US11/560,289 priority
Priority to US11/560,289 priority patent/US8018024B2/en
Application filed by Sandisk 3D Llc filed Critical Sandisk 3D Llc
Priority claimed from JP2009537188A external-priority patent/JP2010510656A/en
Publication of WO2008060543A2 publication Critical patent/WO2008060543A2/en
Publication of WO2008060543A3 publication Critical patent/WO2008060543A3/en

Links

Classifications

    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
    • H01L27/04Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
    • H01L27/10Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration
    • H01L27/102Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration including bipolar components
    • H01L27/1021Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration including bipolar components including diodes only

Abstract

A method is described for forming a nonvolatile one-time-programmable memory cell having reduced programming voltage. A contiguous p-i-n diode is paired with a dielectric rupture antifuse formed of a high-dielectric-constant material, having a dielectric constant greater than about 8. In preferred embodiments, the high-dielectric-constant material is formed by atomic layer deposition. The diode is preferably formed of deposited low- defect semiconductor material, crystallized in contact with a suicide. A monolithic three dimensional memory array of such cells can be formed in stacked memory levels above the wafer substrate.

Description

P-I-N DIODE CRYSTALLIZED ADJACENT TO A SILICIDE IN SERIES WITH A DIELECTRIC ANTIFUSE AND METHODS OF FORMING THE SAME

RELATED APPLICATIONS

[001] This application claims priority to US Patent Application No. 11/560,289, filed November 15, 2006 and titled "P-I-N Diode Crystallized Adjacent to a Suicide in Series with a Dielectric Antifuse" and US Patent Application No. 11/560,283, filed November 15, 2006 and titled "Method for Making a P-I-N Diode Crystallized Adjacent to a Suicide in Series with a Dielectric Antifuse," each of which is hereby incorporated by reference herein in its entirety for all purposes.

BACKGROUND OF THE INVENTION

[002] The invention relates to a nonvolatile memory cell including a diode and a dielectric rupture antifuse formed electrically in series between conductors. In general, it is advantageous to minimize the voltage required to program such a memory cell.

SUMMARY OF THE PREFERRED EMBODIMENTS

[003] The present invention is defined by the following claims, and nothing in this section should be taken as a limitation on those claims. In general, the invention is directed to a nonvolatile memory cell including a dielectric rupture antifuse formed of high-dielectric constant-antifuse material and a semiconductor diode formed of low- resistivity semiconductor material.

[004] A first aspect of the invention provides for a method for forming and programming a nonvolatile memory cell, the method comprising: forming a contiguous p- i-n diode, the contiguous p-i-n diode comprising deposited semiconductor material; forming a layer of a suicide, silicide-germanide, or germanide in contact with the deposited semiconductor material; crystallizing the deposited semiconductor material in contact with the layer of suicide, silicide-germanide, or germanide; forming a layer of a dielectric material having a dielectric constant greater than 8; and subjecting a portion of the layer of dielectric material to dielectric breakdown, wherein the memory cell comprises the contiguous p-i-n diode and the layer of dielectric material.

[005] Another aspect of the invention provides for a first memory level comprising: a plurality of first substantially parallel, substantially coplanar conductors formed above a substrate; a plurality of second substantially parallel, substantially coplanar conductors formed above the first conductors; a plurality of vertically oriented contiguous p-i-n diodes comprising semiconductor material, the semiconductor material crystallized adjacent to a suicide, silicide-germanide, or germanide layer; a plurality of dielectric rupture antifuses formed of a dielectric material having a dielectric constant greater than about 8, wherein each of the contiguous p-i-n diodes is disposed between one of the first conductors and one of the second conductors, and wherein each of the dielectric rupture antifuses is disposed between one of the first conductors and one of the contiguous p-i-n diodes or between one of the second conductors and one of the contiguous p-i-n diodes; and a plurality of memory cells, each memory cell comprising one of the contiguous p-i-n diodes and one of the dielectric rupture antifuses.

[006] A preferred embodiment of the invention provides for a monolithic three dimensional memory array formed above a substrate comprising: a) a first memory level monolithically formed above the substrate, the first memory level comprising: i) a plurality of first substantially parallel, substantially coplanar conductors extending in a first direction; ii) a plurality of second substantially parallel, substantially coplanar conductor extending in a second direction different from the first direction, the second conductors above the first conductors; iii) a plurality of vertically oriented contiguous p-i- n diodes formed of deposited semiconductor material, the semiconductor material crystallized adjacent to a suicide, silicide-germanide, or germanide layer, each diode vertically disposed between one of the first conductors and one of the second conductors; iv) a plurality of dielectric rupture antifuses formed of a dielectric material having a dielectric constant greater than 8; and v) a plurality of memory cells, each memory cell comprising one of the diodes and one of the dielectric rupture antifuses arranged in series; and b) a second memory level monolithically formed above the first memory level. [007] Another aspect of the invention provides for a device comprising: a contiguous p-i-n diode comprising semiconductor material; a suicide or silicide-germanide layer in contact with the semiconductor material of the contiguous p-i-n diode; and a dielectric rupture antifuse comprising a dielectric material, the dielectric material having a dielectric constant of 8 or greater, wherein the contiguous p-i-n diode and the dielectric rupture antifuse are arranged electrically in series between a first conductor and a second conductor.

[008] Still another aspect of the invention provides for a method for forming and programming a nonvolatile memory cell, the method comprising: forming a contiguous p- i-n diode, the contiguous p-i-n diode comprising deposited semiconductor material; forming a layer of a suicide, silicide-germanide, or germanide in contact with the deposited semiconductor material; crystallizing the deposited semiconductor material in contact with the layer of suicide, silicide-germanide, or germanide; forming a layer of a dielectric material having a dielectric constant greater than 8; and subjecting a portion of the layer of dielectric material to dielectric breakdown, wherein the memory cell comprises the contiguous p-i-n diode and the layer of dielectric material.

[009] An additional aspect of the invention provides for a method for monolithically forming a first memory level above a substrate, the method comprising: forming a plurality of first substantially parallel, substantially coplanar conductors above the substrate, the first conductors extending in a first direction; forming a plurality of vertically oriented contiguous p-i-n diodes above the first conductors, the contiguous p-i-n diode comprising semiconductor material crystallized in contact with a suicide, silicide- germanide, or germanide layer; forming a plurality of second substantially parallel, substantially coplanar conductors, the second conductors above the contiguous p-i-n diodes, the second conductors extending in a second direction different from the first direction, each contiguous p-i-n diode vertically disposed between one of the first conductors and one of the second conductors; and forming a plurality of dielectric rupture antifuses, each dielectric rupture antifuse disposed between one of the contiguous p-i-n diodes and one of the first conductors or between one of the contiguous p-i-n diodes and one of the second conductors, wherein the dielectric rupture antifuses comprise dielectric material, the dielectric material having a dielectric constant greater than about 8. [0010] A preferred embodiment of the invention provides for a method for forming a monolithic three dimensional memory array above a substrate, the method comprising: a) monolithically forming a first memory level above the substrate, the first memory level formed by a method comprising: i) forming a plurality of first substantially parallel, substantially coplanar conductors extending in a first direction; ii) forming a plurality of second substantially parallel, substantially coplanar conductor extending in a second direction different from the first direction, the second conductors above the first conductors; iii) forming a plurality of vertically oriented contiguous p-i-n diodes formed of deposited semiconductor material, the deposited semiconductor material crystallized in contact with a suicide, silicide-germanide, or germanide layer, each diode vertically disposed between one of the first conductors and one of the second conductors; iv) forming a plurality of dielectric rupture antifuses formed of a dielectric material having a dielectric constant greater than 8; and v) forming a plurality of memory cells, each memory cell comprising one of the diodes and one of the dielectric rupture antifuses arranged in series; and b) monolithically forming a second memory level above the first memory level.

[0011] Each of the aspects and embodiments of the invention described herein can be used alone or in combination with one another.

[0012] The preferred aspects and embodiments will now be described with reference to the attached drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

[0013] Fig 1 is a perspective view of the memory cell of US Patent No. 6,952,030.

[0014] Fig. 2 is a perspective view of a memory level comprising memory cells.

[0015] Fig. 3 is a circuit diagram showing a biasing scheme for programming selected cell S while avoiding inadvertent programming of half-selected cells H and F and unselected cell U in a cross-point array. [0016] Fig. 4 is a circuit diagram showing voltages across the selected cell S, half- selected cells H and F, and unselected cell U at reduced programming voltage in a cross- point array.

[0017] Fig. 5 is a cross-sectional view of a memory cell formed according to a preferred embodiment of the present invention.

[0018] Fig. 6 is a cross-sectional view of a memory cell formed according to an alternative embodiment of the present invention.

[0019] Fig. 7 is a cross-sectional view of a memory cell formed according to another alternative embodiment of the present invention.

[0020] Figs. 8a-8c are cross-sectional views showing stages in formation of a first memory level of a monolithic three dimensional memory array formed according to a preferred embodiment of the present invention.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

[0021] Fig. 1 shows an embodiment of a memory cell described in Herner et al.,

US Patent No. 6,952,030, "High-density three-dimensional memory cell," hereinafter the '030 patent. In this nonvolatile memory cell, pillar 300, comprising a diode 302 and a dielectric rupture antifuse 118, are arranged electrically in series between top conductor 400 and bottom conductor 200. In the initial state of this memory cell, when a read voltage is applied between top conductor 400 and bottom conductor 200 very little current flows between them. Application of a relatively large programming current permanently alters the memory cell of Fig. 1 so that, after programming, much more current flows at the same read voltage. This difference in current under the same applied read voltage allows a programmed cell to be distinguished from an unprogrammed cell; for example for a data "0" to be distinguished from a data "1".

[0022] As described in detail in Herner et al., US Patent Application No.

10/955,549, "Nonvolatile Memory Cell Without a Dielectric Antifuse Having High- and Low- Impedance States," filed September 29, 2004 and hereinafter the '549 application; and in Herner et al., US Patent Application No. 11/148,530, "Nonvolatile Memory Cell Operating by Increasing Order in Polycrystalline Semiconductor Material," filed June 8, 2005, and hereinafter the '530 application, both owned by the assignee of the present invention and hereby incorporated by reference, diode 302 is formed of semiconductor material which, in the initial, unprogrammed device, is in a relatively high-resistivity state. Application of a programming voltage across diode 302 changes the semiconductor material from a high-resistivity state to a lower-resistivity state.

[0023] In a cell like that shown in Fig. 1 , the programming voltage must perform two tasks. It must convert the semiconductor material of diode 302 from a high-resistivity to a low-resistivity state, and must also cause the dielectric material of dielectric rupture antifuse 118 to undergo dielectric breakdown, during which at least one conductive path is permanently formed through dielectric rupture antifuse 118.

[0024] Fig. 2 shows a portion of a first memory level of cells like those of Fig. 1 arranged in a cross-point array comprising a plurality of memory cells. Each memory cell comprises a pillar 300 (which comprises the diode 302 and antifuse 118 shown in Fig. 1), disposed between one of top conductors 400 and one of bottom conductors 200. Top conductors 400 are above bottom conductors 200 and extend in a different direction, preferably perpendicular to them. Two, three, or more such memory levels can be vertically stacked atop one another, forming a monolithic three dimensional memory array.

[0025] Fig. 3 illustrates a biasing scheme that may be used to program a memory cell in a cross-point memory array like that shown in Fig. 2. Suppose selected cell S is to be subjected to a programming voltage of 10 volts (the voltages supplied here are examples only). Selected bitline BO is set at 10 volts and selected wordline WO at 0 volts, placing 10 volts across selected cell S. To avoid inadvertent programming of cell F, which shares bitline BO with selected cell S, unselected wordline Wl is set to 9 volts; thus cell F is subjected to only 1 volt, which is below the turn-on voltage for the diode. Similarly, unselected bitline Bl is set to 1 volt; thus cell H, which shares wordline WO with selected cell S, is subjected to only 1 volt. Unselected cell U, which shares neither wordline nor bitline with selected cell S, is subjected to -8 volts. Note that in this simplified figure, only one unselected bitline Bl and only one unselected wordline Wl are shown. In reality there will be many unselected wordlines and bitlines. An array with N bitlines and M wordlines will include N-I F cells, M-I H cells, and a very large number (N-1)*(M-1) of U cells.

[0026] The diode in each of the U cells is under reverse bias at a voltage below the diode's breakdown voltage, minimizing the current that flows through this cell. (A diode conducts current asymmetrically, conducting current more readily in one direction than in the other.) There will inevitably be some reverse leakage current, however, and due to the large number of U cells, the reverse leakage current during programming of the selected cell may waste significant power. During programming of the selected cell S, the forward current on H cells and F cells that have been programmed, though small, similarly wastes power. High programming voltage itself is often difficult to generate. For all of these reasons, it is desirable to minimize the magnitude of the electrical pulse required to program the selected memory cell in such a cross-point memory array.

[0027] Feature size is the smallest feature that can be formed by a photolithographic process. Note that for horizontally oriented devices such as transistors, as feature size decreases, in general voltages required to operate the device also decrease. In the memory cell of Fig. 1, however, because of the vertical orientation of the memory cell, in general the magnitude of electrical pulse required to transform the semiconductor material of the diode and to rupture the antifuse does not decrease with features size.

[0028] In the '510 application, a dielectric rupture antifuse is paired with a semiconductor diode formed of semiconductor material, for example silicon, where the semiconductor material of the diode is in a low-resistivity state as formed, and need not be converted.

[0029] The diode of the '030 patent and the '549 application is formed by depositing a semiconductor material such as silicon in an amorphous state, then performing a thermal anneal to crystallize the silicon, forming a polycrystalline silicon or polysilicon diode. As described in the '530 application, when deposited amorphous silicon is crystallized in contact solely with materials with which it has a high lattice mismatch, such as silicon dioxide and titanium nitride, the polysilicon forms with a high number of crystalline defects, causing it to be high-resistivity. Application of a programming pulse through this high-defect polysilicon apparently alters the polysilicon, causing it to be lower-resistivity.

[0030] It has been found, however, that when deposited amorphous silicon is crystallized in contact with a layer of an appropriate suicide, for example titanium suicide or cobalt suicide, the resulting crystallized silicon is much higher quality, with fewer defects, and has much lower resistivity. The lattice spacing of titanium suicide or cobalt suicide is very close to that of silicon, and it is believed that when amorphous silicon is crystallized in contact with a layer of an appropriate suicide at a favorable orientation, the suicide provides a template for crystal growth of silicon, minimizing formation of defects. Unlike the high-defect silicon crystallized adjacent only to materials with which it has a high lattice mismatch, application of a large electrical pulse does not appreciably change the resistivity of this low-defect, low-resistivity silicon crystallized in contact with the suicide layer.

[0031] By pairing a dielectric rupture antifuse with such a low-defect, low- resistivity diode, a memory cell can be formed in which the programming pulse need only be sufficient to rupture the dielectric rupture antifuse; the diode is formed of semiconductor material which in its initial state is already low-resistivity and does not need to undergo a high-resistivity-to-low-resistivity conversion.

[0032] In embodiments of the '510 application, the low-defect diode is paired with a dielectric rupture antifuse formed of a conventional dielectric material, silicon dioxide. The dielectric rupture antifuse in such a device must be thick enough to be reliably insulating, requiring a relatively large programming voltage. This programming voltage can be reduced by reducing the thickness of the silicon dioxide antifuse. As the silicon dioxide antifuse gets thinner, however, it becomes more vulnerable to defects, which will allow for unwanted leakage current.

[0033] The silicon dioxide layer which serves as an antifuse is generally thermally grown. The quality of the antifuse can be improved, and defects decreased, by growing the antifuse at a higher temperature, for example 1000 degrees C. High temperature has other disadvantages, however, causing unwanted diffusion of dopants in diodes ahd in CMOS control circuits formed beneath the memory levels, damaging and potentially ruining those devices.

[0034] A material has a characteristic dielectric constant k. The dielectric constant of a material describes its behavior as an insulator. A good insulator such as conventionally formed silicon dioxide has a low dielectric constant of 3.9. A vacuum, by definition, has the lowest possible dielectric constant of 1. A range of materials, including, for example, HfO2 and Al2O3, are considered dielectrics, yet have dielectric constants higher than that of silicon dioxide.

[0035] A layer of a higher-k material, such as HfO2 or Al2O3, serving as a dielectric rupture antifuse can be thicker than a layer of a lower-k material such as silicon dioxide of comparable quality while having the same electrical behavior.

[0036] McPherson et al., in "Proposed universal relationship between dielectric breakdown and dielectric constant," Proceedings of 2002 IEDM, pp. 633-636, demonstrate that materials having higher dielectric constant k undergo dielectric breakdown at lower electric fields than lower dielectric constant materials. For reasons described earlier, it is desirable to reduce programming voltage in a memory array. In the present invention, a diode formed of low-defect deposited semiconductor material crystallized adjacent to a suicide is paired with a dielectric rupture antifuse formed of a high-k material, having a dielectric constant k greater than about 8. The term "deposited semiconductor material" refers to semiconductor materials such as silicon, germanium, or silicon-germanium alloys that have been deposited, and excludes the monocrystalline wafer substrate above which the device may be built. The voltage required to program the cell is only that required to rupture the antifuse by subjecting it to dielectric breakdown. Forming the antifuse of a high-k material serves to reduce programming voltage while maintaining a highly reliable antifuse before programming with low leakage current after programming.

[0037] Note that high-k dielectric materials have been investigated for use in gate oxides of transistors because they can be made thicker than gate oxides of, say, silicon dioxide while having the same or better capacitance. These gate oxides serve a different role in the transistor, however, than the antifuse described here. These gate oxides are not intended, at any point in the life of the device, to suffer dielectric breakdown.

[0038] In preferred embodiments, atomic layer deposition (ALD) is used to form the dielectric rupture antifuse of a high-k material. Recent advances in ALD techniques have allowed an extremely high-quality layer of high-k material to be formed which is very thin, for example 50, 30, 20, or 10 angstroms, or less. This very thin layer is of such high quality that leakage current is acceptably low, and such a thin layer requires lower voltage to break down.

[0039] McPherson et al. describe that higher-k dielectrics have the additional advantage that they tend to exhibit more uniform breakdown behavior than lower-k dielectrics such as silicon dioxide. When the dielectric rupture antifuses of a memory array rupture across a wide range of programming voltages, the programming voltage must be high enough to rupture antifuses at the high end of the distribution, even though a lower voltage will suffice for most memory cells in the array. A tighter distribution allows further decrease in programming voltage.

[0040] Many high-k dielectrics can be formed at relatively low temperature by various deposition processes, including ALD. As a general rule, reducing processing temperature is always advantageous in fabrication of a complex semiconductor device, minimizing dopant diffusion, peeling, etc.

[0041] A diode conducts current asymmetrically, conducting more readily under forward bias than under reverse bias. Reverse leakage current, the current that flows under reverse bias, is undesirable. Reverse leakage current reduces superlinearly with reduced negative voltage across the diode. For example, in a diode having a feature size of 0.15 microns formed of low-resistivity semiconductor material as in the present invention, when the diode was under -7 volts, the reverse leakage current was -7.5 x 10"11 amps. When voltage was -5.5 volts, the reverse leakage current was substantially reduced to -3.0 x 10'11 amps. Under voltage of -4.5 volts, reverse leakage current was reduced to 1.6 x 10"" amps. In the cross-point array pictured in Fig. 2, recall that lower voltage required to program the selected cell S results in lower negative voltage across uriselected cells U. For example, turning to Fig. 4, suppose the programming voltage on selected cell S need be only 5.4 volts. The voltage on selected bitline BO is 5 volts, selected wordline WO is at 0 volts, for 5.4 volts across selected cell S. If unselected bitline Bl is set to 1 volt and unselected wordline Wl is set to 4.4 volts, cells H and F are both subjected to 1 volt. Unselected cell U is subjected -3.4 volts, significantly lower than -8 volts as in the example of Fig. 3.

[0042] In the monolithic memory arrays so far described, silicon has generally been preferred to form the diode. Germanium has a smaller band gap than silicon, and it has been found that a diode formed of an alloy of silicon and germanium has higher reverse leakage current than a pure silicon diode. The leakage current increases with the fraction of germanium. In a cross-point memory array, with unselected cells U at only -3.4 volts, the leakage current will be substantially less, mitigating this disadvantage. As described in Herner et al., US Patent Application 11/125,606, "High-Density Nonvolatile Memory Array Fabricated at Low Temperature Comprising Semiconductor Diodes," filed May 9, 2005, owned by the assignee of the present invention and hereby incorporated by reference and hereinafter the '606 application, the temperature required to deposit and crystallize silicon by conventional methods are generally incompatible with aluminum and copper metallization, which cannot tolerate high temperature. As described in this application, use of silicon-germanium diodes with sufficiently high germanium content lowers overall fabrication temperature, allowing use of these low-resistivity metals, improving device performance.

[0043] Fig. 5 shows a memory cell formed according to a preferred embodiment of the present invention. Bottom conductor 200 includes adhesion layer 104, preferably of titanium nitride, and conductive layer 106, preferably of tungsten. A dielectric rupture antifuse 118 formed of a high-k dielectric material is formed above bottom conductor 200. A barrier layer 110, for example of titanium nitride, intervenes between dielectric rupture antifuse 118 and vertically oriented contiguous p-i-n diode 302. Layer 110 may be omitted in some embodiments. Pillar 300 includes barrier layer 110 and diode 302. Suicide layer 122, which is preferably cobalt suicide or titanium suicide, is part of top conductor 400, which further includes conductive layers such as, for example, titanium nitride layer 404 and tungsten layer 406. (As will be seen, suicide is only formed where a silicide-forming metal is in contact with the silicon of diode 302; the cross-hatched portion of layer 122 is unreacted metal, not suicide.) Top conductor 400, which is shown slightly misaligned with underlying pillar 300, is preferably rail-shaped, shown in cross-section extending out of the page. Preferred materials for use in antifuse 118 include HfO2, Al2O3, ZrO2, TiO2, La2O3, Ta2O5, RuO2, ZrSiOx, AlSiOx, HfSiOx, HfAlOx, HfSiON, ZrSiAlOx, HfSiAlOx, HfSiAlON, and ZrSiAlON. The silicon of diode 302 is preferably deposited amorphous, then crystallized. In some embodiments, it may be preferred to crystallize diode 302, then strip suicide 122 so it is not present in the finished device. Additional layers which are not shown may be present, such as barrier layers and adhesion layers; alternatively, some barrier layers which are included may be omitted in some embodiments.

[0044] Fig. 6 shows an alternative embodiment. Bottom conductor 200 is formed as in the embodiment of Fig. 5. Pillar 300 includes barrier layer 110 (preferably titanium nitride), contiguous p-i-n diode 302, suicide layer 122, conductive barrier layer 123, dielectric rupture antifuse 118 formed of a high-k dielectric material, and conductive barrier layer 125. Top conductor 400 includes conductive adhesion layer 404, preferably of titanium nitride, and conductive layer 406, for example of tungsten.

[0045] Fig. 7 shows another alternative embodiment. Bottom conductor 200 is formed as in the embodiments of Figs. 5 and 6. Pillar 300 includes barrier layer 110 (preferably titanium nitride) and contiguous p-i-n diode 302. Short pillar 304, etched in a different etch step from pillar 300, includes suicide layer 122 and conductive barrier layer 123. Top conductor 400 includes conductive adhesion layer 402, preferably of titanium nitride, and conductive layer 406, for example of tungsten. Dielectric rupture antifuse 118 formed of a high-k dielectric material intervenes between top conductor 400 and conductive barrier layer 123. It can be a continuous blanket, or can be patterned with top conductor 400, as shown. Many other alternative embodiments can be imagined which similarly include a contiguous p-i-n diode and a high-k dielectric rupture antifuse.

[0046] Each of these embodiments is a semiconductor device comprising: a contiguous p-i-n diode formed of deposited semiconductor material, wherein the semiconductor material was crystallized adjacent to a suicide, germanide, or silicide- germanide layer; and a dielectric rupture antifuse arranged electrically in series with the diode, the dielectric rupture antifuse comprising a dielectric material having a dielectric constant greater than 8. In each embodiment, the vertically oriented diode is disposed between a bottom conductor and a top conductor, the dielectric rupture antifuse is disposed between the diode and the top conductor or between the diode and the bottom conductor. In these examples, neither the top nor the bottom conductor comprises a silicon layer.

[0047] The term "contiguous p-i-n diode" describes a diode formed of semiconductor material which has heavily doped p-type semiconductor material at one end and heavily doped n-type semiconductor material at the other, with intrinsic or lightly doped semiconductor material between, with no dielectric rupture antifuse sufficient to prevent most current flow before it is ruptured intervening between the p-type region and the n-type region. A p-i-n diode is preferred for use in a large memory array because such a diode minimizes leakage current under reverse bias.

[0048] In any of these cells, before programming, the antifuse 118 is intact and impedes current flow. During programming, when a programming voltage is supplied between top conductor 400 and bottom conductor 200, a portion of the dielectric rupture antifuse suffers dielectric breakdown, forming a conductive path through the dielectric rupture antifuse 118 between the contiguous p-i-n diode 302 and the top conductor 400 or between the contiguous p-i-n diode 302 and the bottom conductor 200.

[0049] In embodiments of the present invention it may be preferred for the dielectric rupture antifuse formed of a high-k dielectric material to be disposed between two metal or metallic layers such as titanium nitride or a conductive metal suicide. These conductive layers help build capacitance across the antifuse, allowing it to rupture more readily than if the antifuse is disposed between semiconductor layers or between a semiconductor layer and a metal or metallic layer.

[0050] A detailed example will be provided of formation of a monolithic three dimensional memory array formed according to a preferred embodiment of the present invention. For completeness, specific process conditions, dimensions, methods, and materials will be provided. It will be understood, however, that such details are not intended to be limiting, and that many of these details can be modified, omitted or augmented while the results still fall within the scope of the invention. For example, some details from the '030 patent, the '549, '530, and '510 applications may be useful. To avoid obscuring the invention, all details from this patent and these applications have not been included, but it will be understood that no relevant teaching is intended to be excluded.

EXAMPLE

[0051] Turning to Fig. 8a, formation of the memory begins with a substrate 100.

This substrate 100 can be any semiconducting substrate known in the art, such as monocrystalline silicon, IV-IV compounds like silicon-germanium or silicon-germanium- carbon, III-V compounds, II- VII compounds, epitaxial layers over such substrates, or any other semiconducting material. The substrate may include integrated circuits fabricated therein.

[0052] An insulating layer 102 is formed over substrate 100. The insulating layer

102 can be silicon oxide, silicon nitride, Si-C-O-H film, or any other suitable insulating material.

[0053] The first conductors 200 are formed over the substrate 100 and insulator

102. An adhesion layer 104 may be included between the insulating layer 102 and the conducting layer 106 to help conducting layer 106 adhere to insulating layer 102. If the overlying conducting layer 106 is tungsten, titanium nitride is preferred as adhesion layer 104. Conducting layer 106 can comprise any conducting material known in the art, such as tungsten, or other materials, including tantalum, titanium, copper, cobalt, or alloys thereof.

[0054] Once all the layers that will form the conductor rails have been deposited, the layers will be patterned and etched using any suitable masking and etching process to form substantially parallel, substantially coplanar conductors 200, shown in Fig. 8a in cross-section. Conductors 200 extend out of the page. In one embodiment, photoresist is deposited, patterned by photolithography and the layers etched, and then the photoresist removed using standard process techniques.

[0055] Next a dielectric material 108 is deposited over and between conductor rails

200. Dielectric material 108 can be any known electrically insulating material, such as silicon oxide, silicon nitride, or silicon oxynitride. In a preferred embodiment, silicon dioxide deposited by a high-density plasma method is used as dielectric material 108.

[0056] Finally, excess dielectric material 108 on top of conductor rails 200 is removed, exposing the tops of conductor rails 200 separated by dielectric material 108, and leaving a substantially planar surface. The resulting structure is shown in Fig. 8a. This removal of dielectric overfill to form the planar surface can be performed by any process known in the art, such as chemical mechanical planarization (CMP) or etchback. In an alternative embodiment, conductors 200 could be formed by a Damascene method instead.

[0057] Turning to Fig. 8b, next a thin layer 118 of a high-k dielectric material, having a dielectric constant k greater than about 8, is formed. (For simplicity substrate 100 is omitted from Fig. 8b and succeeding figures; its presence will be assumed.) The value of dielectric constant k for this material is preferably between 8 and 50, most preferably between about 8 and about 25. This layer is preferably between about 10 and about 200 angstroms, for example between about 20 and about 100 angstroms. Preferred materials for layer 118 include HfO2, Al2O3, ZrO2, TiO2, La2O3, Ta2O5, RuO2, ZrSiOx, AlSiOx, HfSiOx, HfAlOx, HfSiON, ZrSiAlOx, HfSiAlOx, HfSiAlON, and ZrSiAlON. In some embodiments two or more of these materials may be blended. Most preferred materials include HfO2, which has a dielectric constant of about 25, OrAl2O3, which has a dielectric constant of about 9. In preferred embodiments, layer 118 is formed by ALD, forming a very high-quality film. A high-quality film is preferably dense, as close to its theoretical density as possible; has complete coverage with few or no pinholes; and has a low density of electrical defects. In general it will be preferred for materials of comparable film quality having a higher dielectric constant to be thicker than those with a lower dielectric constant. For example, a film of Al2O3 formed by ALD preferably has a thickness between about 5 and about 80 angstroms, preferably about 30 angstroms, while a film OfHfO2 formed by ALD preferably has a thickness between about 5 and about 100 angstroms, preferably about 40 angstroms. Layer 118 will serve as a dielectric rupture antifuse. In some embodiments, it may be preferred to deposit a conductive barrier layer (not shown) before depositing layer 118. This barrier layer, for example of about 100 angstroms of titanium nitride, will provide a uniform surface on which to deposit high-k dielectric rupture antifuse layer 118, which may improve the uniformity of that layer.

[0058] Barrier layer 111 is deposited on layer 118. It can be any appropriate conductive barrier material, for example titanium nitride, with any appropriate thickness, for example 50 to 200 angstroms, preferably 100 angstroms. In some embodiments barrier layer 111 may be omitted.

[0059] Next semiconductor material that will be patterned into pillars is deposited.

The semiconductor material can be silicon, germanium, a silicon-germanium alloy, or other suitable semiconductors, or semiconductor alloy. For simplicity, this description will refer to the semiconductor material as silicon, but it will be understood that the skilled practitioner may select any of these other suitable materials instead.

[0060] Bottom heavily doped region 112 can be formed by any deposition and doping method known in the art. The silicon can be deposited and then doped, but is preferably doped in situ by flowing a donor gas providing n-type dopant atoms, for example phosphorus, during deposition of the silicon. Heavily doped region 112 is preferably between about 100 and about 800 angstroms thick.

[0061] Intrinsic region 114 can be formed by any method known in the art.

Region 114 can be silicon, germanium, or any alloy of silicon or germanium and has a thickness between about 1100 and about 3300 angstroms, preferably about 2000 angstroms. The silicon of heavily doped region 112 and intrinsic region 114 is preferably amorphous as deposited.

[0062] Semiconductor regions 114 and 112 just deposited, along with underlying barrier layer 1 11, high-k dielectric layer 1 18, and barrier layer 1 10, will be patterned and etched to form pillars 300. Pillars 300 should have about the same pitch and about the same width as conductors 200 below, such that each pillar 300 is formed on top of a conductor 200. Some misalignment can be tolerated.

[0063] Pillars 300 can be formed using any suitable masking and etching process.

For example, photoresist can be deposited, patterned using standard photolithography techniques, and etched, then the photoresist removed. Alternatively, a hard mask of some other material, for example silicon dioxide, can be formed on top of the semiconductor layer stack, with bottom antireflective coating (BARC) on top, then patterned and etched. Similarly, dielectric antireflective coating (DARC) can be used as a hard mask.

[0064] The photolithography techniques described in Chen, US Application No.

10/728436, "Photomask Features with Interior Nonprinting Window Using Alternating Phase Shifting," filed December 5, 2003; or Chen, US Application No. 10/815312, Photomask Features with Chromeless Nonprinting Phase Shifting Window," filed April 1 , 2004, both owned by the assignee of the present invention and hereby incorporated by reference, can advantageously be used to perform any photolithography step used in formation of a memory array according to the present invention.

[0065] Dielectric material 108 is deposited over and between the semiconductor pillars 300, filling the gaps between them. Dielectric material 108 can be any known electrically insulating material, such as silicon oxide, silicon nitride, or silicon oxynitride. In a preferred embodiment, silicon dioxide is used as the insulating material.

[0066] Next the dielectric material on top of pillars 300 is removed, exposing the tops of pillars 300 separated by dielectric material 108, and leaving a substantially planar surface. This removal of dielectric overfill can be performed by any process known in the art, such as CMP or etchback. After CMP or etchback, ion implantation is performed, forming heavily doped p-type top regions 116. The p-type dopant is preferably a shallow implant of boron, with an implant energy of, for example, 2 keV, and dose of about 3 x 1015/cm2. This implant step completes formation of diodes 302. The resulting structure is shown in Fig. 8b. In the diodes just formed, bottom heavily doped regions 112 are n-type while top heavily doped regions 116 are p-type; clearly the polarity of the diodes could be reversed.

[0067] Summarizing, the pillars 300 are formed by depositing a semiconductor layerstack above the first conductors 200; patterning and etching the semiconductor layerstack in the form of pillars 300 in a single patterning step. After completion of the device, the contiguous p-i-n diode is disposed within the pillar.

[0068] Turning to Fig. 8c, after cleaning any native oxide that has formed on tops of pillars 300, a layer 120 of a silicide-forming metal, for example titanium, cobalt, chromium, tantalum, platinum, nickel, niobium, or palladium, is deposited. Layer 120 is preferably titanium or cobalt; if layer 120 is titanium, its thickness is preferably between about 10 and about 100 angstroms, most preferably about 20 angstroms. Layer 120 is followed by titanium nitride layer 404. Both layers 120 and 404 are preferably between about 20 and about 100 angstroms, most preferably about 50 angstroms. Next a layer 406 of a conductive material, for example tungsten, is deposited. Layers 406, 404, and 120 are patterned and etched into rail-shaped top conductors 400, which preferably extend in a direction perpendicular to bottom conductors 200.

[0069] Next a dielectric material (not shown) is deposited over and between conductors 400. The dielectric material can be any known electrically insulating material, such as silicon oxide, silicon nitride, or silicon oxynitride. In a preferred embodiment, silicon oxide is used as this dielectric material.

[0070] Formation of a first memory level has been described. Additional memory levels can be formed above this first memory level to form a monolithic three dimensional memory array. The array just described is just one example; and may vary in other ways, for example including either of the memory cells shown in Figs. 6 and 7.

[0071] Referring to Fig. 10c, note that layer 120 of a silicide-forming metal is in contact with the silicon of top heavily doped region 116. During subsequent elevated temperature steps, the metal of layer 120 will react with some portion of the silicon of heavily doped region 1 16 to form a suicide layer (not shown). This suicide layer forms at a temperature lower than the temperature required to crystallize silicon, and thus will form while regions 1 12, 1 14, and 1 16 are still largely amorphous. If a silicon-germanium alloy is used for top heavily doped region 116, a silicide-germanide layer may form, for example of cobalt silicide-germanide or titanium silicide-germanide.

[0072] Preferably after all of the memory levels have been formed, a single crystallizing anneal is performed to crystallize diodes 302, for example at 750 degrees C for about 60 seconds, though each memory level can be annealed as it is formed. The resulting diodes will generally be polycrystalline. Since the semiconductor material of these diodes is crystallized in contact with a suicide or silicide-germanide layer with which it has a good lattice match, the semiconductor material of diodes 302 will be low- defect and low-resistivity.

[0073] IfHfO2 was used for dielectric rupture antifuse 118, care should be taken to keep processing temperatures below the crystallization temperature of HfO2, which may be about 700 to about 800 degrees C. An intact antifuse layer of crystalline HfO2 has much higher leakage than a layer of amorphous HfO2.

[0074] In some embodiments, conductors can be shared between memory levels; i.e. top conductor 400 would serve as the bottom conductor of the next memory level above. In other embodiments, an interlevel dielectric (not shown) is formed above the first memory level of Fig. 8c, its surface planarized, and construction of a second memory level begins on this planarized interlevel dielectric, with no shared conductors.

[0075] The present invention allows for a reduction in programming voltage. In embodiments of the '030 patent, a programming voltage sufficient to program more nearly all (more than 99 percent, for example) of the cells in an array includes a pulse across the cell to be programmed of at least 8 volts. In embodiments of the present invention, like the array just described, programming voltage can be reduced. For example, nearly all of the cells in an array can be programmed with a programming pulse less than about 8 volts, and in some embodiments less than 6 volts, or less than 4.0 volts. [0076] In some embodiments, it may be preferred for the programming pulse to be applied with the diode in reverse bias. This may have advantages in reducing or eliminating leakage across the unselected cells in the array, as described in Kumar et al., US Patent Application No. 11/496,986, "Method For Using A Memory Cell Comprising Switchable Semiconductor Memory Element With Trimmable Resistance," filed July 28, 2006, owned by the assignee of the present invention and hereby incorporated by reference.

[0077] A monolithic three dimensional memory array is one in which multiple memory levels are formed above a single substrate, such as a wafer, with no intervening substrates. The layers forming one memory level are deposited or grown directly over the layers of an existing level or levels. In contrast, stacked memories have been constructed by forming memory levels on separate substrates and adhering the memory levels atop each other, as in Leedy, US Patent No. 5,915,167, "Three dimensional structure memory." The substrates may be thinned or removed from the memory levels before bonding, but as the memory levels are initially formed over separate substrates, such memories are not true monolithic three dimensional memory arrays.

[0078] A monolithic three dimensional memory array formed above a substrate comprises at least a first memory level formed at a first height above the substrate and a second memory level formed at a second height different from the first height. Three, four, eight, or indeed any number of memory levels can be formed above the substrate in such a multilevel array.

[0079] An alternative method for forming a similar array in which conductors are formed using Damascene construction is described in Radigan et al., US Patent Application No. 11/444,936, "Conductive Hard Mask to Protect Patterned Features During Trench Etch," filed May 31, 2006, assigned to the assignee of the present invention and hereby incorporated by reference. The methods of Radigan et al. may be used instead to form an array according to the present invention. [0080] Detailed methods of fabrication have been described herein, but any other methods that form the same structures can be used while the results fall within the scope of the invention.

[0081] The foregoing detailed description has described only a few of the many forms that this invention can take. For this reason, this detailed description is intended by way of illustration, and not by way of limitation. It is only the following claims, including all equivalents, which are intended to define the scope of this invention.

Claims

WHAT IS CLAIMED IS:
1. A semiconductor device comprising: a contiguous p-i-n diode formed of deposited semiconductor material, wherein the semiconductor material was crystallized adjacent to a suicide, germanide, or silicide-germanide layer; and a dielectric rupture antifuse arranged electrically in series with the diode, the dielectric rupture antifuse comprising a dielectric material having a dielectric constant greater than 8.
2. The semiconductor device of claim 1 wherein the semiconductor material is polycrystalline.
3. The semiconductor device of claim 1 wherein the dielectric material is selected from the group consisting of HfO2, Al2O3, ZrO2, TiO2, La2O3, Ta2O5, RuO2, ZrSiOx, AlSiOx, HfSiOx, HfAlOx, HfSiON, ZrSiAlOx, HfSiAlOx, HfSiAlON, and ZrSiAlON.
4. The semiconductor device of claim 3 wherein the dielectric material is HfO2 or Al2O3.
5. The semiconductor device of claim 1 wherein the suicide, silicide-germanide, or germanide layer is a) titanium suicide, titanium silicide-germanide, or titanium germanide, or b) cobalt suicide, cobalt silicide-germanide, or cobalt germanide
6. The semiconductor device of claim 1 wherein the semiconductor material comprises silicon, germanium, and/or a silicon-germanium alloy.
7. The semiconductor device of claim 6 wherein the contiguous p-i-n diode is vertically oriented and disposed between a bottom conductor below the contiguous p-i-n diode and a top conductor above the contiguous p-i-n diode, and the dielectric rupture antifuse is disposed between the contiguous p-i-n diode and the top conductor or between the contiguous p-i-n diode and the bottom conductor.
8. The semiconductor device of claim 7 wherein the top conductor or the bottom conductor does not comprise a silicon layer.
9. The semiconductor device of claim 7 wherein the suicide, silicide-germanide, or germanide layer is above the contiguous p-i-n diode and the dielectric rupture antifuse is below the contiguous p-i-n diode.
10. The semiconductor device of claim 7 wherein the dielectric rupture antifuse is about 50 angstroms thick or less.
11. The semiconductor device of claim 10 wherein the dielectric rupture antifuse is about 20 angstrom thick or less.
12. The semiconductor device of claim 10 wherein the dielectric rupture antifuse is formed by atomic layer deposition.
13. The semiconductor device of claim 10 wherein a portion of the dielectric rupture antifuse has suffered dielectric breakdown, forming a conductive path through the dielectric rupture antifuse between the contiguous p-i-n diode and the top conductor or between the contiguous p-i-n diode and the bottom conductor.
14. The semiconductor device of claim 6 wherein the bottom conductor, the contiguous p- i-n diode, and the top conductor are all formed above a semiconductor substrate.
15. The semiconductor device of claim 6 wherein the contiguous p-i-n diode is in the form of a pillar.
16. The semiconductor device of claim 1 wherein the suicide, silicide-germanide, or germanide layer is not present in the completed device.
17. A first memory level comprising: a plurality of first substantially parallel, substantially coplanar conductors formed above a substrate; a plurality of second substantially parallel, substantially coplanar conductors formed above the first conductors; a plurality of vertically oriented contiguous p-i-n diodes comprising semiconductor material, the semiconductor material crystallized adjacent to a suicide, silicide- germanide, or germanide layer; a plurality of dielectric rupture antifuses formed of a dielectric material having a dielectric constant greater than about 8, wherein each of the contiguous p-i-n diodes is disposed between one of the first conductors and one of the second conductors, and wherein each of the dielectric rupture antifuses is disposed between one of the first conductors and one of the contiguous p-i-n diodes or between one of the second conductors and one of the contiguous p-i-n diodes; and a plurality of memory cells, each memory cell comprising one of the contiguous p-i-n diodes and one of the dielectric rupture antifuses.
18. The first memory level of claim 17 wherein the dielectric material is selected from the group consisting OfHfO21 Al2O31ZrO2, TiO2, La2O3, Ta2O5, RuO2, ZrSiOx, AlSiOx, HfSiOx, HfAlOx, HfSiON, ZrSiAlOx, HfSiAlOx, HfSiAlON, and ZrSiAlON.
19. The first memory level of claim 17 wherein the semiconductor material comprises silicon, germanium, and/or a silicon-germanium alloy.
20. The first memory level of claim 17 wherein the dielectric rupture antifuses are disposed below the contiguous p-i-n diodes.
21. The first memory level of claim 17 wherein the dielectric rupture antifuses are disposed below the contiguous p-i-n diodes and the suicide, silicide-germanide, or germanide layers are disposed above the contiguous p-i-n diodes.
22. The first memory level of claim 17 wherein at least a second memory level is monolithically formed above the first memory level.
23. A monolithic three dimensional memory array formed above a substrate comprising a) a first memory level monolithically formed above the substrate, the first memory level comprising: i) a plurality of first substantially parallel, substantially coplanar conductors extending in a first direction; ii) a plurality of second substantially parallel, substantially coplanar conductor extending in a second direction different from the first direction, the second conductors above the first conductors; iii) a plurality of vertically oriented contiguous p-i-n diodes formed of deposited semiconductor material, the semiconductor material crystallized adjacent to a suicide, silicide-germanide, or germanide layer, each diode vertically disposed between one of the first conductors and one of the second conductors; iv) a plurality of dielectric rupture antifuses formed of a dielectric material having a dielectric constant greater than 8; and v) a plurality of memory cells, each memory cell comprising one of the diodes and one of the dielectric rupture antifuses arranged in series; and b) a second memory level monolithically formed above the first memory level.
24. The monolithic three dimensional memory array of claim 23 wherein the dielectric material is selected from the group consisting of HfO2, Al2O3, ZrO2, TiO2, La2O3, Ta2O5, RuO2, ZrSiOx, AlSiOx, HfSiOx, HfAlOx, HfSiON, ZrSiAlOx, HfSiAlOx, HfSiAlON, and ZrSiAlON.
25. A method for forming and programming a nonvolatile memory cell, the method comprising: forming a contiguous p-i-n diode, the contiguous p-i-n diode comprising deposited semiconductor material; forming a layer of a suicide, silicide-germanide, or germanide in contact with the deposited semiconductor material; crystallizing the deposited semiconductor material in contact with the layer of suicide, silicide-germanide, or germanide; forming a layer of a dielectric material having a dielectric constant greater than 8; and subjecting a portion of the layer of dielectric material to dielectric breakdown, wherein the memory cell comprises the contiguous p-i-n diode and the layer of dielectric material.
26. The method of claim 25 wherein the layer of dielectric material is deposited by atomic layer deposition.
27. The method of claim 25 wherein the layer of dielectric material is 50 angstroms thick or less.
28. The method of claim 27 wherein the layer of dielectric material is 20 angstroms thick or less
29. The method of claim 25 wherein the dielectric material is selected from the group consisting OfHfO21 Al2O31 ZrO2, TiO2, La2O3, Ta2O5, RuO2, ZrSiOx, AlSiOx, HfSiOx, HfAlOx, HfSiON, ZrSiAlOx, HfSiAlOx, HfSiAlON, and ZrSiAlON.
30. The method of claim 29 wherein the dielectric material is HfO2 or A12O3.
31. The method of claim 25 wherein the deposited semiconductor material comprises silicon, germanium, or a silicon-germanium alloy.
32. The method of claim 25 wherein the suicide, silicide-germanide, or germanide is a) titanium suicide, titanium silicide-germanide, or titanium germanide, or b) cobalt suicide, cobalt silicide-germanide, or cobalt germanide.
33. The method of claim 25 wherein the contiguous p-i-n diode is disposed between a first conductor and a second conductor, and wherein the layer of dielectric material is disposed either a) between the contiguous p-i-n diode and the first conductor or b) between the contiguous p-i-n diode and the second conductor.
34. The method of claim 33 wherein the step of subjecting the portion of the dielectric layer to dielectric breakdown is achieved by applying a programming voltage between the first conductor and the second conductor.
35. The method of claim 34 wherein the programming voltage does not exceed about 8 volts.
36. The method of claim 33 wherein the contiguous p-i-n diode is vertically oriented, and is vertically disposed between the first conductor and between the second conductor, and wherein the second conductor is above the first conductor.
37. The method of claim 36 wherein the step of forming the contiguous p-i-n diode comprises: forming the first conductor; after the step of forming the first conductor, depositing a semiconductor layerstack above the first conductor; patterning and etching the semiconductor layerstack in the form of a pillar in a single patterning step; and after the step of patterning and etching the semiconductor layerstack, forming the second conductor above the pillar, wherein, after completion of the device, the contiguous p-i-n diode is disposed within the pillar.
38. The method of claim 25 wherein the memory cell is programmed during the step of subjecting the portion of the layer of dielectric material to dielectric breakdown.
39. The method of claim 25 wherein the semiconductor material is polycrystalline.
40. A method for monolithically forming a first memory level above a substrate, the method comprising: forming a plurality of first substantially parallel, substantially coplanar conductors above the substrate, the first conductors extending in a first direction; forming a plurality of vertically oriented contiguous p-i-n diodes above the first conductors, the contiguous p-i-n diode comprising semiconductor material crystallized in contact with a suicide, silicide-germanide, or germanide layer; forming a plurality of second substantially parallel, substantially coplanar conductors, the second conductors above the contiguous p-i-n diodes, the second conductors extending in a second direction different from the first direction, each contiguous p-i-n diode vertically disposed between one of the first conductors and one of the second conductors; and forming a plurality of dielectric rupture antifuses, each dielectric rupture antifuse disposed between one of the contiguous p-i-n diodes and one of the first conductors or between one of the contiguous p-i-n diodes and one of the second conductors, wherein the dielectric rupture antifuses comprise dielectric material, the dielectric material having a dielectric constant greater than about 8.
41. The method of claim 40 wherein the dielectric material is selected from the group consisting of HfO2, Al2O3, ZrO2, TiO2, La2O3, Ta2O5, RuO2, ZrSiOx, AlSiOx, HfSiOx, HfAlOx, HfSiON, ZrSiAlOx, HfSiAlOx, HfSiAlON, and ZrSiAlON.
42. The method of claim 40 wherein the semiconductor material comprises silicon, germanium, and/or a silicon-germanium alloy.
43. The method of claim 40 wherein a) the dielectric rupture antifuses are disposed below the diodes and the suicide, silicide-germanide, or germanide layers are disposed above the diodes.
44. The method of claim 40 wherein the substrate comprises monocrystalline silicon.
45. The method of claim 40 wherein at least a second memory level is monolithically formed above the first memory level.
46. A method for forming a monolithic three dimensional memory array above a substrate, the method comprising a) monolithically forming a first memory level above the substrate, the first memory level formed by a method comprising: i) forming a plurality of first substantially parallel, substantially coplanar conductors extending in a first direction; ii) forming a plurality of second substantially parallel, substantially coplanar conductor extending in a second direction different from the first direction, the second conductors above the first conductors; iii) forming a plurality of vertically oriented contiguous p-i-n diodes formed of deposited semiconductor material, the deposited semiconductor material crystallized in contact with a suicide, silicide- germanide, or germanide layer, each diode vertically disposed between one of the first conductors and one of the second conductors; iv) forming a plurality of dielectric rupture antifuses formed of a dielectric material having a dielectric constant greater than 8; and v) forming a plurality of memory cells, each memory cell comprising one of the diodes and one of the dielectric rupture antifuses arranged in series; and b) monolithically forming a second memory level above the first memory level.
47. The method of claim 46 wherein the dielectric material is selected from the group consisting of HfO2, Al2O3, ZrO2, TiO2, La2O3, Ta2O5, RuO2, ZrSiOx, AlSiOx, HfSiOx, HfAlOx, HfSiON, ZrSiAlOx, HfSiAlOx, HfSiAlON5 and ZrSiAlON.
PCT/US2007/023855 2003-12-03 2007-11-13 P-i-n diode crystallized adjacent to a silicide in series with a dielectric antifuse and methods of forming the same WO2008060543A2 (en)

Priority Applications (4)

Application Number Priority Date Filing Date Title
US11/560,283 US7682920B2 (en) 2003-12-03 2006-11-15 Method for making a p-i-n diode crystallized adjacent to a silicide in series with a dielectric antifuse
US11/560,283 2006-11-15
US11/560,289 2006-11-15
US11/560,289 US8018024B2 (en) 2003-12-03 2006-11-15 P-i-n diode crystallized adjacent to a silicide in series with a dielectric antifuse

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
EP20070840040 EP2092562A2 (en) 2006-11-15 2007-11-13 P-i-n diode crystallized adjacent to a silicide in series with a dielectric antifuse and methods of forming the same
CN 200780042606 CN101553925B (en) 2006-11-15 2007-11-13 P-I-N diode crystallized adjacent to silicide in series with a dielectric antifuse and methods of forming the same
JP2009537188A JP2010510656A (en) 2006-11-15 2007-11-13 P-IN diode crystallized adjacent to silicide in series with dielectric antifuse and method of forming the same

Publications (2)

Publication Number Publication Date
WO2008060543A2 true WO2008060543A2 (en) 2008-05-22
WO2008060543A3 WO2008060543A3 (en) 2008-07-24

Family

ID=39301054

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2007/023855 WO2008060543A2 (en) 2003-12-03 2007-11-13 P-i-n diode crystallized adjacent to a silicide in series with a dielectric antifuse and methods of forming the same

Country Status (4)

Country Link
EP (1) EP2092562A2 (en)
KR (1) KR20090089320A (en)
CN (1) CN101553925B (en)
WO (1) WO2008060543A2 (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2009289963A (en) * 2008-05-29 2009-12-10 Toshiba Corp Nonvolatile storage device, and manufacturing method thereof
JP2010010688A (en) * 2008-06-26 2010-01-14 Samsung Electronics Co Ltd Non-volatile memory element, and method of manufacturing the same
EP2351083A2 (en) * 2008-10-20 2011-08-03 The Regents of the University of Michigan A silicon based nanoscale crossbar memory
JP2012505551A (en) * 2008-10-08 2012-03-01 ザ・リージェンツ・オブ・ザ・ユニバーシティ・オブ・ミシガンThe Regents Of The University Of Michigan Silicon-based nanoscale resistor with adjustable resistance

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102315115A (en) * 2010-06-30 2012-01-11 中国科学院微电子研究所 Dry-process etching method for HfSiAlON high-K dielectric
KR20120077505A (en) * 2010-12-30 2012-07-10 삼성전자주식회사 Nonvolatile semiconductor memory device and the method of fabricating the same
CN103367159B (en) * 2012-04-09 2016-06-29 中芯国际集成电路制造(上海)有限公司 The forming method of semiconductor structure

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5521423A (en) * 1993-04-19 1996-05-28 Kawasaki Steel Corporation Dielectric structure for anti-fuse programming element
US20050121742A1 (en) * 2003-12-03 2005-06-09 Matrix Semiconductor, Inc Semiconductor device including junction diode contacting contact-antifuse unit comprising silicide
US20060199361A1 (en) * 2004-10-21 2006-09-07 Chia-Hua Ho Manufacturing method of one-time programmable read only memory
US20060250837A1 (en) * 2005-05-09 2006-11-09 Sandisk 3D, Llc Nonvolatile memory cell comprising a diode and a resistance-switching material
WO2007005273A1 (en) * 2005-07-01 2007-01-11 Sandisk 3D Llc Memory cell with high-k antifuse for reverse bias programming
US20070069217A1 (en) * 2003-12-03 2007-03-29 Herner S B P-i-n diode crystallized adjacent to a silicide in series with a dielectric anitfuse

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8637366B2 (en) * 2002-12-19 2014-01-28 Sandisk 3D Llc Nonvolatile memory cell without a dielectric antifuse having high- and low-impedance states
US20050226067A1 (en) * 2002-12-19 2005-10-13 Matrix Semiconductor, Inc. Nonvolatile memory cell operating by increasing order in polycrystalline semiconductor material
US20060250836A1 (en) * 2005-05-09 2006-11-09 Matrix Semiconductor, Inc. Rewriteable memory cell comprising a diode and a resistance-switching material

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5521423A (en) * 1993-04-19 1996-05-28 Kawasaki Steel Corporation Dielectric structure for anti-fuse programming element
US20050121742A1 (en) * 2003-12-03 2005-06-09 Matrix Semiconductor, Inc Semiconductor device including junction diode contacting contact-antifuse unit comprising silicide
US20070069217A1 (en) * 2003-12-03 2007-03-29 Herner S B P-i-n diode crystallized adjacent to a silicide in series with a dielectric anitfuse
US20060199361A1 (en) * 2004-10-21 2006-09-07 Chia-Hua Ho Manufacturing method of one-time programmable read only memory
US20060250837A1 (en) * 2005-05-09 2006-11-09 Sandisk 3D, Llc Nonvolatile memory cell comprising a diode and a resistance-switching material
WO2007005273A1 (en) * 2005-07-01 2007-01-11 Sandisk 3D Llc Memory cell with high-k antifuse for reverse bias programming

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2009289963A (en) * 2008-05-29 2009-12-10 Toshiba Corp Nonvolatile storage device, and manufacturing method thereof
JP2010010688A (en) * 2008-06-26 2010-01-14 Samsung Electronics Co Ltd Non-volatile memory element, and method of manufacturing the same
JP2012505551A (en) * 2008-10-08 2012-03-01 ザ・リージェンツ・オブ・ザ・ユニバーシティ・オブ・ミシガンThe Regents Of The University Of Michigan Silicon-based nanoscale resistor with adjustable resistance
EP2351083A2 (en) * 2008-10-20 2011-08-03 The Regents of the University of Michigan A silicon based nanoscale crossbar memory
EP2351083A4 (en) * 2008-10-20 2014-08-13 Univ Michigan A silicon based nanoscale crossbar memory

Also Published As

Publication number Publication date
KR20090089320A (en) 2009-08-21
EP2092562A2 (en) 2009-08-26
CN101553925A (en) 2009-10-07
WO2008060543A3 (en) 2008-07-24
CN101553925B (en) 2013-08-14

Similar Documents

Publication Publication Date Title
US8208282B2 (en) Vertically stacked field programmable nonvolatile memory and method of fabrication
US7329565B2 (en) Silicide-silicon oxide-semiconductor antifuse device and method of making
US6351406B1 (en) Vertically stacked field programmable nonvolatile memory and method of fabrication
US8274130B2 (en) Punch-through diode steering element
US7824956B2 (en) Memory cell that employs a selectively grown reversible resistance-switching element and methods of forming the same
CN101258600B (en) Nonvolatile memory cell comprising switchable resistor and transistor
US7902537B2 (en) Memory cell that employs a selectively grown reversible resistance-switching element and methods of forming the same
EP0842537B1 (en) Programmable, non-volatile memory device, and method of manufacturing such a device
US8686476B2 (en) Resistance-switching memory cells adapted for use at low voltage
US8389971B2 (en) Memory cells having storage elements that share material layers with steering elements and methods of forming the same
US6946719B2 (en) Semiconductor device including junction diode contacting contact-antifuse unit comprising silicide
US6780683B2 (en) Vertically-stacked, field-programmable, nonvolatile memory and method of fabrication
US20020088998A1 (en) Three-dimensional memory array and method of fabrication
TWI582907B (en) Non-volatile memory arrays comprising rail stacks with a shared diode component portion for diodes of electrically isolated pillars
US7915164B2 (en) Method for forming doped polysilicon via connecting polysilicon layers
KR101335383B1 (en) Nonvolatile memory cell comprising a diode and a resistance―switching material
US7511352B2 (en) Rail Schottky device and method of making
US7091529B2 (en) Three-dimensional memory array and method of fabrication
US8207064B2 (en) 3D polysilicon diode with low contact resistance and method for forming same
JP5237105B2 (en) Reversible resistivity switching metal oxide or nitride layer with added metal
US7846785B2 (en) Memory cell that employs a selectively deposited reversible resistance-switching element and methods of forming the same
US20070015348A1 (en) Crosspoint resistor memory device with back-to-back Schottky diodes
US8722518B2 (en) Methods for protecting patterned features during trench etch
US8233308B2 (en) Memory cell that employs a selectively deposited reversible resistance-switching element and methods of forming the same
KR20090006839A (en) Nonvolatile rewriteable memory cell comprising a resistivity-switching oxide or nitride and an antifuse

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 200780042606.X

Country of ref document: CN

121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 07840040

Country of ref document: EP

Kind code of ref document: A2

WWE Wipo information: entry into national phase

Ref document number: 2007840040

Country of ref document: EP

ENP Entry into the national phase in:

Ref document number: 2009537188

Country of ref document: JP

Kind code of ref document: A

WWE Wipo information: entry into national phase

Ref document number: 1020097009978

Country of ref document: KR

NENP Non-entry into the national phase in:

Ref country code: DE