WO2008058435A1 - Procédé pour terminal mobile comprenant de doubles processeurs qui surveillent et commandent l'état de fonctionnement du processeur - Google Patents

Procédé pour terminal mobile comprenant de doubles processeurs qui surveillent et commandent l'état de fonctionnement du processeur Download PDF

Info

Publication number
WO2008058435A1
WO2008058435A1 PCT/CN2006/003777 CN2006003777W WO2008058435A1 WO 2008058435 A1 WO2008058435 A1 WO 2008058435A1 CN 2006003777 W CN2006003777 W CN 2006003777W WO 2008058435 A1 WO2008058435 A1 WO 2008058435A1
Authority
WO
WIPO (PCT)
Prior art keywords
processor
slave
cpu
mobile terminal
slave processor
Prior art date
Application number
PCT/CN2006/003777
Other languages
English (en)
Chinese (zh)
Inventor
Hong Wu
Xiaobing Ling
Original Assignee
Zte Corporation
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Zte Corporation filed Critical Zte Corporation
Publication of WO2008058435A1 publication Critical patent/WO2008058435A1/fr

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
    • G06F11/0706—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment
    • G06F11/0736—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment in functional embedded systems, i.e. in a data processing system designed as a combination of hardware and software dedicated to performing a certain function
    • G06F11/0742—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment in functional embedded systems, i.e. in a data processing system designed as a combination of hardware and software dedicated to performing a certain function in a data processing system embedded in a mobile device, e.g. mobile phones, handheld devices
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
    • G06F11/0751—Error or fault detection not based on redundancy
    • G06F11/0754—Error or fault detection not based on redundancy by exceeding limits
    • G06F11/0757—Error or fault detection not based on redundancy by exceeding limits by exceeding a time limit, i.e. time-out, e.g. watchdogs

Definitions

  • the present invention relates to a silent processor mobile terminal, and in particular to a method for monitoring a working state of a slave processor.
  • BACKGROUND OF THE INVENTION In this rapidly changing information society, people are increasingly dependent on mobile terminals. Mobile terminals that integrate call, photo, MP3, videophone, mobile TV, Internet, games, etc. are also emerging in the market today. Coupled with the 2G and 3G overlap, many mobile terminals have the ability to work in two or more network modes. This kind of versatile, multi-mode mobile terminal system is not realistic enough to rely on the previous single CPU. Therefore, the dual CPU (dual processor, the following CPU refers to the processor) mobile terminal system came into being.
  • the dual CPU system has a master-slave CPU, and the human interface, display, speaker/pickup, and other input and output devices are all hung on the main CPU.
  • the CPU can be used to implement one or several very important functions separately, or it can be regarded as a special peripheral that is hung on the main CPU.
  • the technical problem to be solved by the present invention is to provide a method for monitoring and processing the operating state of a slave processor in a dual processor mobile terminal.
  • the technical solution of the present invention is to start a watchdog timer in the main processor, and include a dog feeding program in the function body content in the program of the slave processor, in the first predetermined time of the watchdog timer, if the main The processor does not receive the dog feed action, and the main processor sends a reset signal to restart the slave processor.
  • the watchdog timer of the main processor is in the ⁇ clock domain.
  • the dog feeding program is added to a program that is prone to failure in the slave processor.
  • the slave program that is included in any of the slave programs is not monitored for performing the dog feeding action, and the master processor issues a reset signal to restart the slave processor.
  • the feeding action refers to sending a reset signal.
  • FIG. 1 is a schematic diagram of hardware connection of the present invention
  • FIG. 2 is a schematic flow chart of the present invention.
  • the present invention utilizes a watchdog technique to realize real-time monitoring of the working state of a slave CPU from a CPU. Once an abnormality occurs from the CPU, the master CPU performs a RESET action on the slave CPU to restore the system to a normal working state. Start a watchdog timer in the slow clock domain of the main CPU. For the slave CPU, in the program that is prone to failure, such as the loop inside the waiting body, the time-consuming function body contains the "feed dog" part. .
  • the main CPU and the slave CPU interact with each other through a communication port, and can interact with an AT command, or can interact with a customized set of communication commands.
  • a watchdog timer (TIMER) is initiated in the main CPU's ⁇ man clock domain, which can be reset by the CLEAR signal sent from the CPU. If the main CPU does not receive the CLEAR signal from the slave CPU within the set time TO, the watchdog timer sets the reset pin of the slave CPU to the active state through a GPIO (general function pin) pin, and then Release, simulate an external manual reset, to restart from the CPU, get rid of the big state of the crash or dead loop.
  • GPIO general function pin
  • FIG. 2 is a flow chart of the present invention. After the main CPU is started, if a command to start the slave CPU is received, a boot is sent. The signal is sent to the slave CPU, and the WORKDET pin of the slave CPU is monitored to determine whether the slave CPU startup is completed. The watchdog timer is started after the slave CPU is booted.
  • the main CPU will first close the watchdog timer and then shut down the slave CPU. If the timer does not reset within the time TO, the main CPU will send a RESET signal to the slave CPU to restart the slave CPU. If the number of consecutive abnormalities from the CPU (for example, 3 minutes) is greater than n, the slave CPU is displayed on the LCD and the user is prompted to take other countermeasures.

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Debugging And Monitoring (AREA)

Abstract

L'invention porte sur un procédé pour terminal mobile comprenant de doubles processeurs qui surveillent et commandent l'état de fonctionnement d'un processeur esclave. Selon l'invention, on fait démarrer une horloge de surveillance à côté du processeur principal. Un processus d'écriture d'impulsion de service est inclus en fonction du processus du processeur esclave. Au cours d'une première période de temps prédéterminée de l'horloge de surveillance, le processeur principal envoie un signal de réinitialisation afin de redémarrer le processeur esclave si le processeur principal n'a pas reçu d'impulsion de service. On peut surveiller l'état de fonctionnement du processeur esclave en utilisant une horloge de l'unité centrale principale comme horloge de surveillance d'une unité centrale esclave. L'invention permet, dans le cas où un utilisateur ne peut pas connaître l'état du processeur esclave, d'éviter les cycles morts de l'unité centrale esclave ou l'arrêt de cette dernière, améliorant de la sorte la robustesse du système.
PCT/CN2006/003777 2006-11-16 2006-12-30 Procédé pour terminal mobile comprenant de doubles processeurs qui surveillent et commandent l'état de fonctionnement du processeur WO2008058435A1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN200610156888.3 2006-11-16
CNA2006101568883A CN101188828A (zh) 2006-11-16 2006-11-16 双处理器移动终端监控处理从处理器工作状态的方法

Publications (1)

Publication Number Publication Date
WO2008058435A1 true WO2008058435A1 (fr) 2008-05-22

Family

ID=39401306

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2006/003777 WO2008058435A1 (fr) 2006-11-16 2006-12-30 Procédé pour terminal mobile comprenant de doubles processeurs qui surveillent et commandent l'état de fonctionnement du processeur

Country Status (2)

Country Link
CN (1) CN101188828A (fr)
WO (1) WO2008058435A1 (fr)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104657235A (zh) * 2015-03-04 2015-05-27 广东威创视讯科技股份有限公司 一种自动恢复系统及自动恢复系统的状态检测方法
CN107526646A (zh) * 2016-06-20 2017-12-29 中兴通讯股份有限公司 监控方法、装置及看门狗系统

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101615031B (zh) * 2009-05-07 2011-05-04 浙江中控自动化仪表有限公司 嵌入式双处理器系统的失效检测电路
CN102591237A (zh) * 2012-02-29 2012-07-18 四川航天系统工程研究所 井下避险装置的电气双核控制系统及其控制方法
CN102637139A (zh) * 2012-04-13 2012-08-15 华为技术有限公司 嵌入式系统喂狗的方法、装置及单板
CN103530197B (zh) * 2013-10-29 2017-06-13 浙江宇视科技有限公司 一种检测及解决Linux系统死锁的方法
CN103654855B (zh) * 2013-12-19 2015-06-03 海信集团有限公司 一种超声设备及其异常检测及恢复方法
JP5911932B2 (ja) * 2014-09-11 2016-04-27 ファナック株式会社 Ｈｍｉ異常時の再起動機能を備えた数値制御装置
CN104657228B (zh) * 2015-03-04 2017-12-19 广东欧珀移动通信有限公司 一种移动终端的系统异常处理方法及装置
CN105527914A (zh) * 2016-01-19 2016-04-27 杭州义益钛迪信息技术有限公司 一种双cpu可靠设计的基站动环监控装置及方法
CN106326055B (zh) * 2016-08-29 2019-11-12 四川九洲空管科技有限责任公司 一种机载防撞系统的硬件死机检测及复位方法
CN108897248A (zh) * 2018-06-07 2018-11-27 浙江国自机器人技术有限公司 一种多cpu控制器和移动机器人
CN108908402B (zh) * 2018-07-06 2023-03-21 浙江国自机器人技术股份有限公司 一种机器人硬件的检测方法及系统
CN111324494B (zh) * 2018-12-13 2023-08-25 中兴通讯股份有限公司 处理器控制方法、装置和存储介质
CN109828858A (zh) * 2019-01-17 2019-05-31 广东小天才科技有限公司 一种防止系统开机卡死的方法及系统
CN112199323A (zh) * 2020-10-12 2021-01-08 南方电网数字电网研究院有限公司 电力系统继电保护SoC芯片

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4610013A (en) * 1983-11-08 1986-09-02 Avco Corporation Remote multiplexer terminal with redundant central processor units
US5360077A (en) * 1992-06-01 1994-11-01 Koyo Seiko Co., Ltd. Electric power steering apparatus
JPH07293320A (ja) * 1994-04-21 1995-11-07 Nippondenso Co Ltd 電子制御装置

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4610013A (en) * 1983-11-08 1986-09-02 Avco Corporation Remote multiplexer terminal with redundant central processor units
US5360077A (en) * 1992-06-01 1994-11-01 Koyo Seiko Co., Ltd. Electric power steering apparatus
JPH07293320A (ja) * 1994-04-21 1995-11-07 Nippondenso Co Ltd 電子制御装置

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104657235A (zh) * 2015-03-04 2015-05-27 广东威创视讯科技股份有限公司 一种自动恢复系统及自动恢复系统的状态检测方法
CN107526646A (zh) * 2016-06-20 2017-12-29 中兴通讯股份有限公司 监控方法、装置及看门狗系统

Also Published As

Publication number Publication date
CN101188828A (zh) 2008-05-28

Similar Documents

Publication Publication Date Title
WO2008058435A1 (fr) Procédé pour terminal mobile comprenant de doubles processeurs qui surveillent et commandent l'état de fonctionnement du processeur
KR101782246B1 (ko) 독립적으로 동작가능한 프로세서들 간에 에러 정보의 제어된 복구를 위한 방법들 및 장치들
US7774648B2 (en) Microprocessor supervision in a special purpose computer system
EP1351145A1 (fr) Rétablissement de défaillance d'ordinateur et système de notification
US9442794B1 (en) Methods and apparatus for accessing device memory via a host bus interface
TWI436588B (zh) 電源鎖定的設定方法及其電子裝置
JP2010520528A5 (fr)
CN107656856A (zh) 一种基于cpld的系统状态显示方法及装置
CN104503859A (zh) 在启动过程中监控计算机操作系统的方法
WO2016184058A1 (fr) Procédé de récupération d'exception de terminal et terminal
US7500147B2 (en) Test system and method
TW201333686A (zh) 處理器系統
US9672048B2 (en) Electronic device and method for waking up operating system thereof
WO2000051000A1 (fr) Systeme informatique et procede pour gerer les perturbations affectant un systeme informatique
US10229033B2 (en) System, method and apparatus for debugging of reactive applications
US9128730B2 (en) Method for executing bios tool program in non-SMI mechanism
US20100146322A1 (en) Method for overclocking central processing unit of computer motherboard
US20060230316A1 (en) Method ensuring normal operation at early power-on self test stage
TWI493458B (zh) 電腦裝置及其重開機方法
CA2607435A1 (fr) Surveillance de processus logiciel
US20120047358A1 (en) Method and system for accelerating booting process
CN1581079B (zh) 网络服务器宕机自动重启方法及系统
JP2004013714A (ja) 通信端末装置、デバッグ情報通知システム及びコンピュータ・プログラム
TW200825746A (en) Method for reading data of input/output port
TWI551983B (zh) 多中央處理單元系統之偵錯切換方法

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 06840807

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 06840807

Country of ref document: EP

Kind code of ref document: A1