WO2008006014A2

WO2008006014A2 - Hybrid arq retransmission with data buffering

Info

Publication number: WO2008006014A2
Application number: PCT/US2007/072825
Authority: WO
Inventors: William C. Versteeg
Original assignee: Scientific-Atlanta, Inc.
Priority date: 2006-07-07
Filing date: 2007-07-05
Publication date: 2008-01-10
Also published as: CA2657219C; US7725797B2; EP2047627A2; US20080022190A1; CA2657219A1; WO2008006014A3; EP2047627B1

Abstract

Systems and methods are disclosed herein for transmitting data packets through a communication system. In one of several embodiments, a communication device in the communication system comprises a buffer configured to store a stream of data packets and forward error correction (FEC) code associated with the stream of data packets. The communication device also includes a processor configured to control the transmission of the stream of data packets and FEC code to a receiver device located downstream on the communication system. The processor is further configured to wait a predetermined period of time, after transmitting the stream of data packets and a portion of the FEC code, to determine whether or not the receiver device requests for additional FEC code.

Description

BUFFER FOR STORING DATA AND FORWARD ERROR CORRECTION (FEC)

CROSS-REFERENCE TO RELATED APPLICATIONS This application is related to the following co-pending U.S. patent applications: serial number 11/482,439 [Atty. Dkt. No. A-11153 (191930-1800)], entitled "Determining Strategy for Multicast and/or Unicast Transmission to Correct Forward Errors"; serial number 11/482,438 [Atty. Dkt. No. A-11301 (191930-1890)], entitled "Transmitting Additional Forward Error Correction (FEC) Upon Request"; and serial number 11/482,436 [Atty. Dkt. No. A-11302 (191930-1900)], entitled

"Requesting Additional Forward Error Correction". The related co-pending patent applications listed above are all filed on the same date as, and with the same inventorship as, the present application and are all hereby incorporated by reference in their entirety into the present disclosure.

TECHNICAL FIELD

The present disclosure generally relates to communication systems, and more particularly, the disclosure relates to using forward error correction in a communication system.

BACKGROUND

In many communication systems, packets of data are transmitted over various types of communication channels between various devices. A data packet usually includes a header, data area, and a trailer, wherein the header contains information that directs the packet to the correct receiver or receivers. The header may also include information that can be used to determine a number of packets being transmitted within a data stream. For example, a sequence number may be used for each packet to indicate the sequence of the packet within the stream. Because of any number of problems that may be encountered in a communication system, however, some packets of data do not reach their intended destinations. When the receiver does not receive certain packets or a certain number of packets as indicated in the header or headers, which can be determined from the sequence numbers, for example, the receiver can determine which packets were missed or the number of packets that were missed. As a result of a receiver missing a number of packets and the information not reaching its intended destination, the integrity of the signals and the communication system as a whole is compromised.

One solution for handling the problem of missed packets is to send "forward error correction" (FEC) code corresponding to the data. The FEC code is typically transmitted immediately after the transmission of data and is applied on a different multicast channel. Depending on the amount of FEC code that is transmitted with the data, the receiver can handle a certain number of missed packets. If a device receiving the data and FEC determines that it missed one or more packets, then the device uses the FEC code to attempt to correct the missing packets and fill in the gaps. If the amount of FEC code is not enough to correct all the errors, the receiver corrects as much as possible and forwards the data stream, with some missing packets, to the next device. In this respect, incomplete data can be transmitted through the communication system, which is undesirable. Also, many receivers do not contain enough memory to handle a larger amount of FEC.

Another solution for handling the problem of missed packets is to allow a receiving device to request for a "re-transmission" of the missed packets. In this case, when a receiver realized that it missed one or more packets, it can send a re- transmission request back to the sender. The sender can then transmit a unicast transmission of the missing packets to the receiver. Although this technique may be acceptable when one receiver requests re-transmission, it may experience difficulties when used in a multicast environment. If a sender transmits copies of the data packets to multiple receivers, the sender may also receive numerous re-transmission requests from multiple receivers, especially if there is a widespread problem affecting many transmissions. Too many requests in this situation can overwhelm the sender. Also, it is difficult for a sender to handle such a large number of requests while at the same time maintain state for all the receivers. An edge device transmitting to multiple receivers in a multicast environment may therefore need to contain complex re-transmission circuitry to handle a potentially large number of requests. Thus, a need exists to address these and other deficiencies and inadequacies of the present technologies to provide forward error correction in a more efficient and less complex manner.

BRIEF DESCRIPTION OF THE DRAWINGS

Many aspects of the embodiments disclosed herein can be better understood with reference to the following drawings. Like reference numerals designate corresponding parts throughout the several views. FIG. l is a block diagram of an embodiment of a communication system.

FIG. 2 is a block diagram of an embodiment of the source shown in FIG. 1. FIG. 3 is a block diagram of an embodiment of the receiver shown in FIG. 1. FIG. 4 is a block diagram of an embodiment of either or both of the processors shown in FIG. 2 and FIG. 3. FIG. 5 is a chart illustrating exemplary forward error correction for an array of data packets.

FIG. 6 is a flow chart illustrating an embodiment of a process performed by a source device in a communication system. FIG. 7 is a flow chart illustrating an embodiment of a process for determining a strategy for multicast and/or unicast transmission in response to error indications.

FIG. 8 is a flow chart illustrating an embodiment of a process performed by a receiver device in a communication system.

DETAILED DESCRIPTION

The present disclosure describes systems and methods for utilizing forward error correction (FEC) in a communication system. The communication system may be any system or network for transferring data, such as, for example, an Internet protocol television (IPTV) network for carrying digital video signals. When one or more data packets do not reach their intended destinations, the communication system attempts to compensate for the missed packets.

A first device of the communication system, referred to herein as a source, sender, transmitter, etc., transmits streams of data packets and may also transmit a certain amount of FEC code. The source transmits to one or more intended recipients, referred to herein as receivers, receiving devices, etc. Data is typically transmitted on one multicast channel while the FEC code is transmitted on a multicast channel different from the transmitted data.

In accordance with the teachings of the present disclosure, when the receiver determines that the FEC code is unable to compensate for missing data packets, the receiver sends a message back to the source including information about the missed packets. The information may include a number of missed packets, a specific identification of the packets that were dropped, or any other suitable message that relays to the source an indication of an error due to dropped or missing packets. In some embodiments, such as a multicast system, for example, the source transmits copies of the data packets to several different receivers. In this case, the source may receive messages concerning dropped packets from many receivers.

In response to receiving the message or messages, the source may perform various functions according to the teachings disclosed in the present application. In some embodiments, the source may send additional FEC to the receiver, or, in the case of a multicast system, to the multicast group of receivers. In conventional systems, a receiver is not able to request additional FEC. However, the present application overcomes this deficiency by allowing the receiver to make such a request if needed. In some embodiments, the source may send redundant data and/or additional FEC in a unicast manner to particular receivers. The source may also determine a strategy for incorporating a combination of multicast and unicast transmission depending on the pattern of error messages from the receivers.

In this way, the source and receivers may more efficiently transmit data packets through the communication system. According to some embodiments, by sending additional FEC only upon request, the communication system can maintain a desirable level of transmitted FEC to correct errors when they occur. By allowing the transmission of additional error correction, the receivers can correct practically any number of missed packets. The communication system may initially transmit a minimum level of FEC code and then add more FEC to the FEC multicast when needed. In this way, the receivers can receive a sufficient amount of FEC to correct detected errors. I. System

FIG. 1 is a block diagram of an embodiment of a communication system 10. In this embodiment, the communication system 10 includes a number of communication devices 12 arranged in a multicast configuration. In a multicast scheme, certain communication devices 12 can create copies of the data for transmission to the respective receivers and transmit the data to a group of destinations simultaneously over multiple communication links 14.

For the purpose of illustration, one communication device in FIG. 1 is labeled "source" 12s and another communication device is labeled "receiver" 12R. The source 12s may be any component in the communication system 10 that transmits data downstream to another device. The source 12s may be, among others, an edge device, multiplexer, encoder, etc. The source 12s may be located in a head-end, central office, or other location, and/or may receive data from other sources. The receiver 12R may be any component in the communication system 10 that receives data from an upstream device. The terms "upstream" and "downstream" are used herein to refer to transfer of signals in one particular direction and are merely used for illustrative purposes. However, it should be recognized that data transfer may be directed in the opposite direction such that a downstream device transmits data to an upstream device. The receiver 12_R may be, among others, an end device, such as a computer, set-top box, modem, etc. The receiver 12_R may be located in a customer premises, such as a home, office, school, etc., and/or may distribute data to other downstream receivers.

The communication link 14 between the source 12s and receiver 12_R can be any suitable transmission path or channel and may contain transmission lines, wireless channels, fiber optic, or combinations of these or other types of communication links. Also, other communication devices 12 may be communicatively interposed between the source 12s and receiver 12_R. In addition, the source and receiver may be located anywhere in the communication system 10 and separated by any distance.

Typically, data is transmitted to a group of receivers in a first multicast group. Initially, the minimum amount of FEC code transmitted with the data is sent in a second multicast group. Normally, the receivers configured to tune to the first multicast group are also configured to tune to the second multicast group to receive both data and the minimum amount of FEC code. Additional FEC code, transmitted upon a request or requests from the receivers, is sent, in most embodiments, on the second multicast channel. In this respect, the volume of FEC on the second multicast channel is increased to supply the additional FEC code to the receivers. However, in some embodiments, the additional FEC may be transmitted on a third multicast channel. Some or all of the receivers may be configured to tune to the third multicast channel in order to receive the additional FEC as needed. The particular use of multicast channels may be dependent upon the last-mile technology of the communication system 10.

In the present disclosure, the source 12s and receiver 12_R, and portions thereof, can be implemented in hardware, software, firmware, or a combination thereof. If the source 12s and receiver 12_R contain software or firmware for performing the disclosed functions, the software or firmware may be stored in a memory and executed by a suitable instruction execution system. If implemented in hardware, the source 12s and receiver 12_R can be implemented, for example, with discrete logic circuitry, an application specific integrated circuit (ASIC), a programmable gate array (PGA), a field programmable gate array (FPGA), or any suitable combinations of logic components.

A. Source FIG. 2 is a block diagram of an embodiment, illustrated in a simplified form, of the source 12s shown in FIG. 1. The source 12s may be configured to operate in conjunction with the receiver 12_R as described below with respect to FIG. 3 or with any suitable receiver having corresponding circuitry and/or functionality for receiving data and forward error correction (FEC) code transmitted in stages as described herein. The source 12s may be a multiplexer, digital subscriber line access multiplexer (DSLAM), decoder, router, digital contact manager (DCM), video acceleration module (VAM), edge device, or other communication device that transfers data to another location or component. As an example, the source 12s may be located at a head-end facility, central office, node, or at other locations in the communication system 10.

In this embodiment, the source 12s includes, among other things, a processor 20, a buffer 22, and a driver 24. Normally, the buffer 22 receives streams of data packets from another source or group of sources. The buffer 22 comprises a number of addressable registers (not shown), each register typically configured to temporarily store a single packet from a stream of data packets. The driver 24 may include any suitable component or combination of components for outputting, driving, or transmitting signals to one or more destination devices. The driver 24 may be configured to communicate with one receiver, or, in the case of a multicast system, to multiple receivers. The processor 20 is configured to access the packets from the buffer 22 and calculate FEC code. The processor 20 calculates N "portions" of FEC code (where N can be any number), depending on several factors as explained in more detail below. In this disclosure, a first portion of FEC code, designed to overcome one missed data packet, is referred to as "Fl". A second portion of FEC code, designed to overcome two missed data packets when used in conjunction with Fl, is referred to as "F2". Portions F1-F3 are designed to overcome three missed packets, and so on. The processor 20 calculates N portions of FEC code such that the sum of Fl through FN is capable of handling N missed packets. It should be understood, however, that any suitable algorithms for creating FEC may be used. Also, other algorithms may result in FEC code that requires two or more "portions" to overcome each error.

The processor 20 stores the calculated portions of FEC code (Fl through FN) in additional registers in the buffer 22. The processor instructs the driver 24 to transmit the data packets and FEC from the buffer 22 along the communication link 14 to the receiver 12_R or receivers. Typically, the driver 24 is configured to transmit the FEC immediately before the data, simultaneously with the data, or immediately after the data, on a different multicast channel. In some embodiments, however, the FEC may be interleaved with the data or appended to the data and transmitted on the same multicast channel. However, other transmission techniques may be used as well. Also, the relationship between the time of transmission of the data and the time of transmission of the FEC may be variable and may depend on certain factors as described herein. The amount of FEC that is initially transmitted with the data may be predetermined. For instance, the processor 20 may instruct the driver 24 to output only a minimum amount of FEC code, such as only Fl, for example, or even no FEC at all, with the data. In this respect, the remaining FEC code that is not sent with the data is stored in the buffer 22 until needed, if needed at all.

The receiver 12R receives the data packets and FEC and determines whether or not the initial FEC transmitted with the data is sufficient to correct any detected errors. If so, then the additional FEC in the buffer 22 of source 12s is not needed, and the processor 20 may delete the unneeded FEC in the buffer 22 or simply allow the registers storing the unneeded FEC code to be overwritten. However, if the receiver 12_R determines that the original FEC is not sufficient to correct all the errors, then the receiver 12_R may send an error indication to the source 12s, wherein the error indication may be interpreted as a request for additional FEC from the source 12s.

Requests from the receiver 12_R are received by the source 12s via communication link 26. Communication link 26 may be a dedicated transmission path separate from the communication link 14 or may be associated with the communication link 14.

Upon receiving error indication messages from one or more receivers, the source 12s performs an analysis of the messages. By analyzing multiple requests, the processor 20 can determine a strategy for transmitting additional FEC portions and/or one or more unicasts of data re-transmissions to a number of specific receivers. For example, the additional FEC portions may be sent in the multicast. The FEC portions may include F2-FX, for example, where Fl is initially transmitted with the data and FX is an Xth FEC code portion of the FN portions where X-I is the number of additional FEC portions. After analyzing the requests and determining a strategy for correcting errors, the processor 20 instructs the driver 24 to transmit additional FEC and/or data to the receivers. In this example, the processor 20 instructs the driver 24 to transmit F2-FX to a first group of receivers, which may include the receivers in a multicast group in communication with the source 12s, and to transmit particular data packets to a second group of receivers in one or more unicasts. The first group and second group of receivers may include sets having an overlapping group of receivers or completely distinct sets, depending on the application.

Analysis of the error indications may lead the source 12s to select from a number of previously created FEC portions to determine one or more portions that are capable of correcting forward errors. Also, a first set of FEC portions may be selected for one group of receivers to correct certain errors and a second set of FEC portions may be selected for another group of receivers to correct other errors. The selected FEC portions may be transmitted to the receivers in a multicast or in one or more unicasts, as needed. The possible strategies for analyzing error indications and determining various strategies for transmitting pre-calculated, selected, or customized FEC and/or redundant data in multicast and/or unicast transmission is virtually endless. Regardless of the strategies developed for sufficient error correction, the source 12s is capable of changing the depth (as defined by N) of the FEC, substantially in real-time, to provide additional error correction on demand. This capability is not achieved in conventional communication devices.

B. Receiver

FIG. 3 is a block diagram of an embodiment, illustrated in a simplified form, of the receiver 12_R shown in FIG. 1. In some embodiments, for example, the receiver

12R may operate in conjunction with the source 12s shown in FIG. 2 or with another respective source having related functionality for transmitting data and FEC in stages. The receiver 12_R may be configured as or incorporated within, among other devices, a set-top box, computer, modem, VAM, etc. In this embodiment, the receiver 12_R includes, among other things, a processor 30, a buffer 32, and an input device 34. The input device 34 receives the incoming data packets and FEC and stores it in the buffer 32, which may include registers (not shown). Initially, data is transmitted with a predetermined amount of FEC. This predetermined amount may include, for example, no FEC portions, one FEC portion, a minimum number of FEC portions, or any desirable number of FEC portions, depending on the application. The buffer 32 is typically capable of storing a limited amount of FEC.

The processor 30 accesses the data and FEC from the buffer 32 to determine the condition of the received data. By analyzing the header, or particularly the sequence numbers in the headers of the data packets, to determine the packets that were transmitted, the processor 30 can determine if any packets were not received.

For example, the processor 30 can determine either the number of packets that were missed or the specific packets that were missed. The receiver 12_R determines how many packets it can afford to lose and still be within the ability of the FEC to correct the errors. If the initially received FEC is sufficient to recover the missed packet or packets, then the transmission is considered a success. In this case, the data is corrected, if necessary, and transmitted to the next component, if any, in the communication system 10.

If the initially received FEC is not sufficient to recover all missed packets, then the receiver 12_R may send a message to the source 12s indicating that errors exist in the received packets. Essentially, the message may be considered a request for more FEC code to recover the missing packets. Alternatively, the receiver 12_R may send the error message to a transmitting device other than the source 12s from which data packets are received. In this respect, the receiver 12_R can join a multicast group that is not directly related to the source of data packets. In other embodiments, the receiver 12_R can download additional FEC code using a file transfer protocol (FTP) type of data exchange. In this case, the receiver 12_R may download from an FTP server not directly related to the source of data packets. Other methods for receiving additional FEC may become apparent to one having ordinary skill in the art in light of the present application. However, to simplify the discussion herein, the error messages or FEC requests are described as being sent to the source 12s.

The receiver 12_R may be designed such that it does not have the intelligence to know whether it might expect to receive a data unicast or additional FEC from the source 12s, in response to the request. Instead, the receiver 12_R simply indicates the presence of errors regarding the particular missing packets or number of packets. The processor 30 informs the source 12s of the need for more FEC by sending an indication message or request along communication link 26. The processor 30 may indicate the number of FEC portions that are needed or indicate which specific packets are missing. When the error message is communicated to the source 12s, the receiver 12_R can join a particular multicast group to receive any data or FEC that is transmitted on the multicast channel to fill the gaps in the data stream. In response to the message, the source 12s transmits the missing data or more FEC code to the receiver 12_R, according to the particular embodiments. The input device 34 stores this data or additional FEC in the buffer 32 and the processor 30 can recover or restore the missing packets. When the data packets have been restored, the processor 30 sends the data to the next communication device 12.

In some embodiments, the processor 30 in the receiver 12_R may be configured to calculate new FEC code for the received data and repeat the process that the source 12s executed to send data to the receiver. In fact, the communication system 10 may include a number of communication devices 12 that act as both the source and receiver, as defined according to the teachings herein, to provide additional FEC upon request as data packets are transmitted through the system. As an alternative to the processor 30 calculating new FEC code, the FEC code received from a previous source and stored in the buffer 32 may be used during the next transmission to the next receiver.

C. Processor

FIG. 4 is a block diagram of an embodiment of the processor 20 of the source 12s and/or the processor 30 of the receiver 12_R. AS described in this embodiment, the processor 20, 30 may include all or some of the components shown in FIG. 4. If omitted from this embodiment, the corresponding components may be located in the other respective source or receiver processor for accomplishing the various functions described herein. In addition, the corresponding source and receivers may have duplicate components, such that each of the source and receiver can accomplish the various functions as needed. Certain components may be placed in the source and others placed in the receiver, depending on the particular design. Other alternatives and/or modifications to the circuitry will be understood by one of ordinary skill in the art as being within the scope of the present disclosure.

The embodiment of the processor of FIG. 4 may include, among other things, a buffer interface 36, an FEC calculating module 38, an error processing module 40, and a request interface 42. The buffer interface 36 is in communication with the buffer 22, 32 for accessing data packets and FEC code stored in the registers. The request interface 42 is in communication with the communication link 26, which is used for transferring requests from the receiver to the source.

The FEC calculating module 38 may include any suitable combination of hardware and/or software to achieve the functions described below. The FEC calculating module 38 may be configured together with the error processing module 40 or other hardware and/or software into one unit or can be divided into multiple units. In general, the FEC calculating module 38 receives the data packets from the buffer via the buffer interface 36 and calculates FEC code for correcting errors that may occur during transmission between the transmitter and receiver.

The FEC calculating module 38 may utilize any algorithm or combination of algorithms suitable for encoding FEC capable of overcoming missed packets. As an example, by creating FEC code similar to Raptor codes, the calculated FEC code may include FEC portions Fl, F2, ... FX, wherein each FEC portion is capable of overcoming one missed packet. The FEC calculating module 38 may create FEC as deeply as needed. If the need for FEC changes over time, the FEC calculating module 38 may be adjusted accordingly. In some embodiments, the FEC calculating module 38, instead of calculating new FEC code, may be configured to confirm the validity of FEC code already received from a previous source, in order to reduce the redundancy of calculating the same FEC code. In addition, a combination of calculated or validated FEC code may be used. After the FEC calculating module 38 creates or gathers the FEC code to be transmitted with respect to the corresponding data packets, the FEC calculating module 38 stores the FEC code in the buffer 22, 32 via the buffer interface 36. In some embodiments, the buffer 22, 32 in which FEC code is stored may be separate from memory from which the processor 20, 30 accesses to compute FEC code.

The error processing module 40, which may be configured in hardware and/or software, determines the condition of a received data stream. In some embodiments, particularly with respect to the receiver 12_R, the error processing module 40 may access the received data stream stored in the buffer 22, 32 via the buffer interface 36 and analyze the header of the data packets to determine the identity or number of packets transmitted in the data stream. From this analysis, the error processing module 40 compares the data packets that were successfully received with the indication of the packets that were transmitted. If there is an inconsistency in this respect, then an error is detected and the error processing module 40 may attempt to correct the error using any FEC transmitted with the data.

If the FEC is sufficient to correct the error or errors, the error processing module 40 corrects the errors, if any. In some embodiments, the error processing module 40 may also indicate that the data is acceptable by sending a message to the source 12s that any or all errors have been corrected and no additional FEC is needed.

At this point, the error processing module 40 may instruct the FEC calculating module 38 to calculate FEC code, as described above, and may instruct the driver 24 to output the data to the next receiver in order to advance the data through the communication system 10. In some embodiments, the error processing module 40, particularly with respect to the source 12s, may receive a message or messages from downstream receiver(s) via the request interface 42, indicating the condition of data streams received downstream. In this regard, the error processing module 40 may remotely analyze the condition of the data stream and determine a strategy for transmitting data and/or FEC code to the receivers as needed. These strategies are described in more detail below. In addition, the error processing module 40 instructs the driver 24 how to handle the data and FEC for downstream transfer. The instructions to the driver 24 may include particular multicast groups and unicast groups, what data and FEC is to be transmitted, how it is to be transmitted, etc. The FEC calculating module 38 and error processing module 40 of the processor 20, 30 may comprise an ordered listing of executable instructions for implementing logical functions as discussed above. The instructions and programs for executing these functions can be embodied in any computer-readable medium for use in or by an instruction execution system, apparatus, or device. In the context of this document, a "computer-readable medium" can be any medium that can contain, store, communicate, propagate, or transport the program for use by the instruction execution system, apparatus, or device. The scope of the present disclosure is intended to include the functionality of the disclosed embodiments configured with logic in hardware and/or software mediums.

II. System Operation

In this section, the functional operations of the communication system 10 will be described. Although particular references may be made to the physical elements illustrated in FIGS. 1-4, it should be understood that the following processes, steps, functions, or operations may be performed by any suitable components as will be evident by one of reasonable skill in the art.

In particular, the source 12s receives or acquires data in any suitable manner and processes the data to determine FEC code. The FEC code may be in any suitable form, created using any suitable encoding algorithm or combination of algorithms, such as Pro-MPEG, Raptor, or others. For example, the data packets may be laid out in an array having R rows and C columns, as depicted in FIG. 5. In a simple PRO- MPEG algorithm, for example, the FEC may be calculated by determining an exclusive-OR (XOR) of the packets in each row to achieve a number R of row XORs and an XOR of the packets in each column to achieve a number C of column XORs. In this example, the total number of FEC portions is R+C, which is sufficient, in some scenarios, to handle up to R+C missed packets, which is an extremely deep FEC. If packet (1, 2) were dropped, for example, the dropped packet can be restored using packets (1, 0), (1, 1), (1, 3) through (1, C), and XOR ((1, O) - (I, C)). Instead of using the row XOR and other packets of the row, packet (1, 2) can also be restored using the packets of the same column and the column XOR.

Instead of transmitting all R+C FEC portions, one strategy may be to initially transmit only the row FEC and send the column FEC upon request, or vice versa. Another strategy may be to preemptively create several FEC portions based on different combination or blocks of an array. For example, assuming a particular data stream can be arranged in a 10X10 array, the FEC calculating module 38 may determine an FEC of the entire array in addition to sub-sets of the array, such as a 2X5 sub-set, 3X5 sub-set, 5X10 sub-set, etc. When additional FEC is needed, one or more of the various sub-sets may be selected for transmission to the receivers, based on a known capability of the particular sub-sets to correct certain errors. This strategy may be used, for example, with error correction algorithms such as PRO- MPEG.

With other types of error correction algorithms, such Raptor codes or fountain codes, each FEC portion is essentially capable of correcting one error, or restoring one missed packet. In this case, the error processing module 40 simply instructs the driver to transmit a certain number of FEC portions, e.g. F2-FX. No selection of portions is necessary in this scheme. These types of FEC algorithms may operate using a Boolean operation, for example, over the whole packet, such that one FEC portion handles one lost packet, etc. To simplify the discussion regarding various possible FEC algorithms, the example of these types of FEC portions that correct one error each will be in the remaining examples in the present application.

The flow charts illustrated in FIGS. 6-8 show the architecture, functionality, and operation of possible implementations of the communication system. In this regard, each block may represent a module, segment, or portion of code, which may be configured in software. Each block comprises one or more executable instructions for implementing the specified logical function(s). It should also be noted that in some alternative embodiments, the functions noted in the blocks may occur out of the order shown or described or may not occur at all. In addition, two or more blocks may be executed substantially concurrently, depending upon the functionality involved. Alternative embodiments are considered to be included within the scope of the present disclosure as would be understood by those reasonably skilled in the art. A. Source Operation FIG. 6 is a flow chart of an exemplary process executed, for example, by a source device configured to transmit additional FEC upon request. The flow chart includes receiving a data stream, as indicated in block 50. The data can be received, for example, from an upstream communication device or source. In block 52, FEC is calculated or encoded for enabling a downstream device to correct the data if necessary. The encoding of FEC may include encoding a maximum amount of FEC to handle a maximum number of missed packets. In other embodiments, this block

(block 52) may be omitted if no initial FEC code is transmitted with the data. Also, in some embodiments, a minimum amount of FEC may be calculated, and, in this regard, additional FEC may be encoded at a later time, such as after transmission of the data and initial FEC or after receiving error indications, as discussed below. In block 54, the flow chart includes transmitting the data and a minimum amount of FEC to a downstream receiver. The minimum amount of FEC may be a predetermined amount or may be varied based on changing characteristics or conditions of the communication system. As an example, the minimum amount may be enough FEC code to overcome one missed packet. If the communication system determines that the minimum amount of FEC is not enough or is too much, the minimum amount may be modified.

In block 56, the data and FEC calculated in block 52 is temporarily stored in memory or another storage device. The data and FEC is stored for a predetermined time based on an amount of time for the data to propagate to the receiver, for the entire data stream to be read into the buffer of the receivers, and for possible return signals indicating a request for more FEC. The wait time is equal to at least the round trip time for a signal to travel from the source to the receiver and back. Also, the wait time includes any time for receiving the entire stream of data and the processing time for analyzing the condition of the packets. After this time expires and no requests have been made, the stored data and FEC are no longer needed since the transmission in this case is determined to be a success. If requests are made for more FEC, then the saved data and FEC can be used, as indicated below. The flow chart further includes waiting for any error indication from a single receiver, or from multiple receivers in regard to a multicast system, as depicted in block 58.

In decision block 60, it is determined whether or not error indications were received within the wait time. If not, then no further action is needed and the process (for this respective data stream) ends, as indicated in block 62. At the end of the process, the flow chart may be repeated for another subsequent data stream and this may be cycled indefinitely. Also, at the end of the process, other steps may be taken to delete the data and FEC stored in memory or other actions to initialize for the next data stream. If it is determined in block 60 that error indications were received, then the flow proceeds to block 64.

In block 64, the error indications are analyzed to determine, for example, which receivers missed packets, how many packets each receiver missed, which packets were missed, etc. Based on the analysis, additional FEC is encoded, if necessary, according to block 66. If block 52 includes calculating a maximum amount of FEC, such that additional FEC does not need to be calculated, then block 66 may be omitted. If, for instance, only Fl is calculated in block 52 and transmitted in block 54, then calculating additional FEC in block 66 includes calculating F2-FX, where FX is the total amount of FEC needed for overcoming the missed packets. Based on the analysis of block 64, calculating additional FEC in block 66 may, in some embodiments, include creating customized FEC code. In this respect, if the error indications convey a pattern that can be optimally represented by customized FEC, specific code can be created.

Based on the analysis of block 64 and the additional FEC code, calculated in block 52 or block 66, the flow chart further includes block 68, in which additional FEC and/or specific data is transmitted to respective receivers according to a multicast/unicast strategy. If customized FEC is created, an indication of the characteristics of the customized FEC or what it represents can also be transmitted in order to inform the receiver(s) how to handle the customized FEC. Transmitting FEC may also include selecting particular FEC code based on the analysis of block 64 to determine a match that optimally overcomes the errors. Blocks 64, 66, and 68, in some embodiments, may include the process described below with respect to FIG. 7. Some of the processes and blocks described with respect to FIG. 6 may actually represent functions that can be handled by the receiver. Also, some blocks may be repeated by both the source and receiver or divided between the two in any suitable manner to achieve the goal of transmitting additional FEC code as described herein.

FIG. 7 is a flow chart illustrating an embodiment of a process for determining a multicast/unicast strategy when error indications are received from multiple receivers. In block 70, the flow chart includes analyzing errors from a number of receivers. The errors, or error indications, received from the receivers may represent specific packets that each receiver missed, a number of errors that each receiver encountered, or both. Analyzing the errors in block 70 may include statistical analysis to determine an optimal plan for correcting the errors. The plan may include any suitable combination of multicasts and/or unicasts. In some embodiments, it is determined to transmit additional FEC on a particular multicast channel and specific data on a unicast channel.

Block 72 includes various processes involved to create or gather additional FEC to be transmitted. In one embodiment, additional FEC is calculated in a manner to provide a number N of FEC portions to correct N errors. This block may also include an embodiment where particular FEC code, such as code pre-calculated at an earlier time, is selected or matched based on its ability to correct certain data packets.

Another embodiment of block 72 includes creating a customized FEC based on the analysis of block 70 to provide an FEC that sufficiently handles a certain data packet error or combination of data packet errors.

In block 74, an additional number of FEC portions are transmitted. As an example, if 95% of the receivers reported that they missed between zero and four packets, then block 74 may include sending four additional FEC portions, e.g. F2-F5, given that Fl was originally transmitted with the data. In this way, the majority of the receivers receive a multicast of the four additional FEC portions and can overcome the missed packets. In some embodiments, block 74 may include sending a number of FEC portions proportional to the requests from the most needy receiver requesting the highest number of FEC portions. In this case, the FEC covers all errors. The additional FEC portions multicasted to the receivers can have a predetermined maximum number of FEC portions. Another strategy may include determining the number of FEC portions to be transmitted based on the most frequently reported number to errors or missing packets. In this case, receivers having more than the number of errors may receive a unicast as mentioned below. Other algorithms using various statistical analysis methods may be utilized to determine a plan to send a multicast of predetermined or customized FEC portions. In block 76, the process includes sending unicast messages to the receivers having a number of indicated errors greater than the number of FEC portions transmitted in block 74. In the above example, if the remaining 5% of the receivers indicated having various numbers of errors greater than four, then a unicast can be sent to these receivers. This process may include establishing a tier system where only certain receivers are sent unicasts. For example, if one or more receivers indicate an unusually high number of errors, block 76 may simply ignore these requests since too many resources would be needed to transmit to these faulty devices.

According to some embodiments, blocks 74 and 76 may be combined to include a hybrid approach in which certain thresholds are established to determine which group of receivers is placed in a first multicast group, which group of receivers is placed in a second unicast group, and which group of receivers do not receive any transmission. This last group may be faulty components that indicate a number of errors above the highest threshold. In this case, the last group may simply be ignored.

B. Receiver Operation

FIG. 8 is a flow chart illustrating an embodiment of a process carried out, for instance, by a receiver in a communication system. In this embodiment, block 80 includes receiving data and a minimum amount of FEC code from a source. As mentioned above, the minimum amount of FEC code may include no FEC, enough code to overcome one missed packet, or any other suitable amount. In block 82, the data and minimum amount of FEC is stored in memory, or another storage location. In some embodiments, the process may include storing the data and FEC for a predetermined time period, such as the time for a signal to travel a round trip from the receiver to the source and back to the receiver again, plus any processing time necessary for handling the request. If error indications are reported back to the source and the source determines that the particular receiver does not receive any additional FEC or any unicast information, such as when the error indication is too excessive to be handled, then the receiver may delay the wait time and then realize that the request has been ignored. In this case, the process might include attempting to correct the present data as best as possible and transmitting the data down the system.

In block 84, the errors regarding missed packets are determined. This process may include determining the number of missed packets or determining the specific packets that were missed. With respect to simply determining a number of missed packets, the receiver can receive additional FEC portions but is typically not able to receive a unicast of specific packets. If specific packets are determined and this determination is communicated to the source, then the receiver may receive either a number of FEC portions or specific packets in a unicast or both.

In decision block 86, it is determined whether or not the detected errors can be handled by the minimum FEC received in block 80. If so, the errors are corrected using the existing FEC, as indicated in block 88, and flow proceeds to block 100. If it is determined in block 86 that the FEC is not sufficient to handle the errors, then flow proceeds to block 90. In block 90, an indication of the errors is transmitted back to the source. This error indication is essentially a request for more FEC or data to help patch the missing packets. The error indication can be a number representing the number of missed packets, the specific packets missed, or both.

In block 92, the process includes waiting for a predetermined time based on the round trip time mentioned above. The wait time may be a factor of the distance between the source and receiver or the distance between the source and another receiver of the corresponding multicast group that may be located the farthest distance from the source. The wait time also takes into account processing time and other factors and may include extra time for inevitable unknown delays.

After or during the wait time, the receiver may receive additional FEC portions or data, as indicated in decision block 94. If no data or additional FEC is received, the process flows to block 96, where the existing FEC is used to attempt to correct as many errors as possible. After block 96, flow proceeds to block 100. If it is determined in decision block 96 that data and/or additional FEC code was received, then flow proceeds to block 98 where the data is corrected or restored to its original pre-transmitted form. This block may also include decoding a customized FEC if the source created one. Also, the data is restored by retrieving the data and FEC stored according to block 82 and utilizing this data and FEC along with the newly acquired data and FEC.

At this point, the flow proceeds to block 100, where the restored or partially corrected data is transmitted downstream through the communication system. The data at this point may be error-free data from block 88, faulty or partially restored data from block 96, and/or restored data from block 98. In addition, sending data to the next stage may include repeating the steps of the source with respect to FIGS. 6-7, if the receiver includes the functionality of the source. Some of these functions of the receiver may actually be handled by the source, and vice versa. Conditional language, such as "can," "could," "might," or "may," among others, is generally intended to convey, unless specifically stated otherwise, or otherwise understood within the context, that certain embodiments include, while other embodiments do not include, certain features, elements, and/or steps. Thus, such conditional language is not generally intended to imply that features, elements and/or steps are in any way required for one or more embodiments or that one or more embodiments necessarily include logic for deciding, with or without user input or prompting, whether these features, elements and/or steps are included or are to be performed in any particular embodiment.

It should be emphasized that the above-described embodiments are merely examples of possible implementations. Many variations and modifications may be made to the above-described embodiments without departing from the principles of the present disclosure. All such modifications and variations are intended to be included herein within the scope of this disclosure and protected by the following claims.

Claims

At least the following is claimed: L A communication device in a communication system, the communication device comprising: a buffer configured to store a stream of data packets and forward error correction (FEC) code associated with the stream of data packets; and a processor configured to control the transmission of the stream of data packets and FEC code to a receiver device located downstream on the communication system; wherein the processor is further configured to wait a predetermined period of time, after transmitting the stream of data packets and a portion of the FEC code, to determine whether or not the receiver device requests for additional FEC code.

2. The communication device of claim 1 , wherein the predetermined period of time is related to a round-trip time for a signal to propagate between the communication device and the receiver device.

3. The communication device of claim 2, wherein the predetermined period of time is further related to an amount of time for the receiver device to receive the entire stream of data packets and determine whether or not there is an error therein.

4. The communication device of claim 1, wherein, when the processor does not receive a request from the receiver device after the predetermined period of time, the processor determines that the receiver device does not require additional FEC code.

5. The communication device of claim 1, wherein, upon receiving a request for additional FEC code, the processor transmits a certain amount of additional FEC code to the receiver device.

6. The communication device of claim 5, wherein the processor is further configured to determine the certain amount of additional FEC code based on the request from the receiver device.

7. The communication device of claim 6, wherein the processor analyzes the request to determine the certain amount of additional FEC code for restoring a certain number of errors in the stream of data packets.

8. The communication device of claim 6, wherein the processor analyzes the request to determine the re-transmission of certain data packets in a unicast.

9. A receiver device of a communication system, the receiver device comprising: a buffer for receiving and storing a stream of data packets and forward error correction (FEC); and a processor in communication with the buffer, the processor configured to access the data packets and FEC from the buffer and determine whether or not data packets have been dropped or received with errors; wherein, when it is determined that data packets have been dropped or received with errors, the processor is configured to determine whether or not the FEC is sufficient to restore the dropped or faulty data packets; and wherein, when the FEC is not sufficient to restore the dropped data packets, the processor is configured to send a request for additional FEC, the processor being further configured to wait a predetermined amount of time for a first transmitting device of the communication system to receive the request and transmit additional FEC to the buffer.

10. The receiver device of claim 9, wherein the predetermined amount of time is related to a round-trip time for a signal to propagate between the first transmitting device and the receiver device.

11. The receiver device of claim 10, wherein the predetermined amount of time is further related to an amount of time for the buffer to store the stream of data packets and for the processor to determine whether or not the FEC is sufficient.

12. The receiver device of claim 9, wherein data packets are received on a first multicast and the FEC is received on a second multicast.

13. The receiver device of claim 9, wherein the buffer receives data packets from a second transmitting device.

14. The receiver device of claim 13, wherein the first transmitting device is associated with one of: a multicast group unrelated to the second transmitting device; or a file transfer protocol (FTP) exchange.

15. The receiver device of claim 9, wherein, if the buffer does not receive additional FEC after the processor waits for the predetermined amount of time, the processor attempts to use any received FEC to restore the dropped data packets as much as possible.

16. A method comprising: temporarily storing data packets and forward error correction (FEC) associated with the data packets; and waiting for a period of time to determine whether a number of the data packets or a portion of the FEC are to be transmitted.

17. The method of claim 16, further comprising: determining whether or not detected errors in the data packets are below a first determined threshold; and allowing the portion of the FEC to be transmitted when the detected errors are below the first predetermined threshold.

18. The method of claim 17, further comprising: determining whether or not detected errors in the data packets are below a second determined threshold, the second determined threshold being higher than the first determined threshold; and allowing one or more data packets to be transmitted when the detected errors are below the second determined threshold.

19. The method of claim 18, wherein the first and second determined thresholds are predetermined.

20. The method of claim 16, wherein, after waiting for the period of time and determining that a number of the data packets or a portion of the FEC are not to be transmitted, allowing the data packets to be transmitted down the communication system with uncorrected errors.