WO2007145869A3 - High speed nonvolatile memory device - Google Patents

High speed nonvolatile memory device

Info

Publication number
WO2007145869A3
WO2007145869A3 PCT/US2007/013072 US2007013072W WO2007145869A3 WO 2007145869 A3 WO2007145869 A3 WO 2007145869A3 US 2007013072 W US2007013072 W US 2007013072W WO 2007145869 A3 WO2007145869 A3 WO 2007145869A3
Authority
WO
Grant status
Application
Patent type
Prior art keywords
memory
device
nonvolatile
speed
high
Prior art date
Application number
PCT/US2007/013072
Other languages
French (fr)
Other versions
WO2007145869A2 (en )
Inventor
Ruston Panabaker
Original Assignee
Microsoft Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14Handling requests for interconnection or transfer
    • G06F13/16Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1605Handling requests for interconnection or transfer for access to memory bus based on arbitration
    • G06F13/161Handling requests for interconnection or transfer for access to memory bus based on arbitration with latency improvement
    • G06F13/1615Handling requests for interconnection or transfer for access to memory bus based on arbitration with latency improvement using a concurrent pipeline structrure
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02DCLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THIR OWN ENERGY USE
    • Y02D10/00Energy efficient computing
    • Y02D10/10Reducing energy consumption at the single machine level, e.g. processors, personal computers, peripherals or power supply
    • Y02D10/14Interconnection, or transfer of information or other signals between, memories, peripherals or central processing units

Abstract

Described is a high speed nonvolatile memory device and technology that includes a controller coupled via interfaces to sets of nonvolatile storage, such as separate flash memory chips or separate regions of a single chip. The controller includes logic that processes write requests of arbitrary size, by interleaving writes among the interfaces, including by parallel writing among the interfaces. For example, the data may be received via direct memory access (DMA) transfers. The controller maintains information to allow the interleaved data to be reassembled into its correct relative locations when read back, such as by DMA. The high speed nonvolatile memory device thus provides a hardware device. and software solution that allows a personal computer to rapidly boot or resume from a reduced power state such as hibernation. The high speed nonvolatile memory device also may be used for other data storage purposes, such as caching and file storage.
PCT/US2007/013072 2006-06-09 2007-06-01 High speed nonvolatile memory device WO2007145869A3 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
US11/450,015 2006-06-09
US11450015 US7620784B2 (en) 2006-06-09 2006-06-09 High speed nonvolatile memory device using parallel writing among a plurality of interfaces

Publications (2)

Publication Number Publication Date
WO2007145869A2 true WO2007145869A2 (en) 2007-12-21
WO2007145869A3 true true WO2007145869A3 (en) 2008-03-20

Family

ID=38823271

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2007/013072 WO2007145869A3 (en) 2006-06-09 2007-06-01 High speed nonvolatile memory device

Country Status (4)

Country Link
US (1) US7620784B2 (en)
KR (1) KR20090028518A (en)
CN (1) CN101467136A (en)
WO (1) WO2007145869A3 (en)

Families Citing this family (95)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9507739B2 (en) 2005-06-24 2016-11-29 Google Inc. Configurable memory circuit system and method
US9171585B2 (en) 2005-06-24 2015-10-27 Google Inc. Configurable memory circuit system and method
US8359187B2 (en) 2005-06-24 2013-01-22 Google Inc. Simulating a different number of memory circuit devices
US8060774B2 (en) 2005-06-24 2011-11-15 Google Inc. Memory systems and memory modules
US8090897B2 (en) 2006-07-31 2012-01-03 Google Inc. System and method for simulating an aspect of a memory circuit
US8041881B2 (en) 2006-07-31 2011-10-18 Google Inc. Memory device with emulated characteristics
KR101303518B1 (en) 2005-09-02 2013-09-03 구글 인코포레이티드 Methods and apparatus of stacking drams
US8089795B2 (en) 2006-02-09 2012-01-03 Google Inc. Memory module with memory stack and interface with enhanced capabilities
US9542352B2 (en) 2006-02-09 2017-01-10 Google Inc. System and method for reducing command scheduling constraints of memory circuits
US9632929B2 (en) 2006-02-09 2017-04-25 Google Inc. Translating an address associated with a command communicated between a system and memory circuits
US7392338B2 (en) 2006-07-31 2008-06-24 Metaram, Inc. Interface circuit system and method for autonomously performing power management operations in conjunction with a plurality of memory circuits
US8327104B2 (en) 2006-07-31 2012-12-04 Google Inc. Adjusting the timing of signals associated with a memory system
US8077535B2 (en) 2006-07-31 2011-12-13 Google Inc. Memory refresh apparatus and method
US8244971B2 (en) 2006-07-31 2012-08-14 Google Inc. Memory circuit system and method
US7724589B2 (en) 2006-07-31 2010-05-25 Google Inc. System and method for delaying a signal communicated from a system to at least one of a plurality of memory circuits
US7386656B2 (en) 2006-07-31 2008-06-10 Metaram, Inc. Interface circuit system and method for performing power management operations in conjunction with only a portion of a memory circuit
US8209479B2 (en) 2007-07-18 2012-06-26 Google Inc. Memory circuit system and method
US20080028136A1 (en) 2006-07-31 2008-01-31 Schakel Keith R Method and apparatus for refresh management of memory modules
US8796830B1 (en) 2006-09-01 2014-08-05 Google Inc. Stackable low-profile lead frame package
US8117414B2 (en) * 2006-09-04 2012-02-14 Sandisk Il Ltd. Method for prioritized erasure of flash memory
US7975119B2 (en) * 2006-09-04 2011-07-05 Sandisk Il Ltd Device for prioritized erasure of flash memory
JP4247262B2 (en) * 2006-09-29 2009-04-02 株式会社東芝 Integrated circuit device
US20080082763A1 (en) 2006-10-02 2008-04-03 Metaram, Inc. Apparatus and method for power management of memory circuits by a system or component thereof
US8055833B2 (en) 2006-10-05 2011-11-08 Google Inc. System and method for increasing capacity, performance, and flexibility of flash storage
US8397013B1 (en) 2006-10-05 2013-03-12 Google Inc. Hybrid memory module
US8130560B1 (en) 2006-11-13 2012-03-06 Google Inc. Multi-rank partial width memory modules
US20080247543A1 (en) * 2007-02-22 2008-10-09 Colin Kennedy Mick Method and apparatus for protecting digital rights of copyright holders of publicly distributed multimedia files
US8443187B1 (en) 2007-04-12 2013-05-14 Marvell International Ltd. Authentication of computing devices in server based on mapping between port identifier and MAC address that allows actions-per-group instead of just actions-per-single device
US8080874B1 (en) 2007-09-14 2011-12-20 Google Inc. Providing additional space between an integrated circuit and a circuit board for positioning a component therebetween
US8111566B1 (en) 2007-11-16 2012-02-07 Google, Inc. Optimal channel design for memory devices for providing a high-speed memory interface
US8081474B1 (en) 2007-12-18 2011-12-20 Google Inc. Embossed heat spreader
CN101187830B (en) * 2007-12-27 2012-05-23 成都市华为赛门铁克科技有限公司 Power off protection method, device and logic device and storage system
US7971081B2 (en) * 2007-12-28 2011-06-28 Intel Corporation System and method for fast platform hibernate and resume
US8438328B2 (en) 2008-02-21 2013-05-07 Google Inc. Emulation of abstracted DIMMs using abstracted DRAMs
JP5253901B2 (en) 2008-06-20 2013-07-31 株式会社東芝 Memory system
US8386722B1 (en) 2008-06-23 2013-02-26 Google Inc. Stacked DIMM memory interface
US8335894B1 (en) 2008-07-25 2012-12-18 Google Inc. Configurable memory system with interface circuit
US8510560B1 (en) 2008-08-20 2013-08-13 Marvell International Ltd. Efficient key establishment for wireless networks
US8914653B2 (en) 2008-09-05 2014-12-16 Hewlett-Packard Development Company, L.P. Method and system for providing hybrid-shutdown and fast startup processes
CN102160035A (en) 2008-09-18 2011-08-17 马维尔国际贸易有限公司 Preloading applications onto memory at least partially during boot up
US8321878B2 (en) * 2008-10-09 2012-11-27 Microsoft Corporation Virtualized storage assignment method
US8219741B2 (en) * 2008-10-24 2012-07-10 Microsoft Corporation Hardware and operating system support for persistent memory on a memory bus
US20100153635A1 (en) * 2008-12-17 2010-06-17 Seagate Technology Llc Storage device with expandable solid-state memory capacity
JP5218147B2 (en) * 2009-02-26 2013-06-26 富士通株式会社 Storage control device, the storage control method and a storage control program
US8285917B2 (en) * 2009-03-26 2012-10-09 Scaleo Chip Apparatus for enhancing flash memory access
WO2010134483A1 (en) * 2009-05-22 2010-11-25 株式会社Access Terminal device, and method and program for starting terminal device
JP4986247B2 (en) * 2009-06-02 2012-07-25 株式会社ユビキタス Program, control method, and a control device
WO2010144624A1 (en) 2009-06-09 2010-12-16 Google Inc. Programming of dimm termination resistance values
US8144515B2 (en) 2009-07-23 2012-03-27 Stec, Inc. Interleaved flash storage system and method
US8275981B2 (en) * 2009-07-23 2012-09-25 Stec, Inc. Flash storage system and method for accessing a boot program
US8930732B2 (en) * 2009-10-14 2015-01-06 National Chung Cheng University Fast speed computer system power-on and power-off method
WO2011061948A1 (en) * 2009-11-17 2011-05-26 株式会社ユビキタス Program, control method, and control device
US8266369B2 (en) * 2009-12-18 2012-09-11 Nxp B.V. Flash memory interface
EP2418584A1 (en) 2010-08-13 2012-02-15 Thomson Licensing Method and apparatus for storing at least two data streams into an array of memories, or for reading at least two data streams from an array of memories
US8588228B1 (en) 2010-08-16 2013-11-19 Pmc-Sierra Us, Inc. Nonvolatile memory controller with host controller interface for retrieving and dispatching nonvolatile memory commands in a distributed manner
KR101235854B1 (en) * 2010-08-27 2013-02-20 삼성전자주식회사 Image forming apparatus, System on Chip unit and driving method thereof
US9069475B1 (en) 2010-10-26 2015-06-30 Western Digital Technologies, Inc. Hybrid drive selectively spinning up disk when powered on
US8370667B2 (en) * 2010-12-22 2013-02-05 Intel Corporation System context saving based on compression/decompression time
US8839275B1 (en) 2011-06-06 2014-09-16 Proximal Data, Inc. Method for intercepting input/output requests and responses
US9141394B2 (en) 2011-07-29 2015-09-22 Marvell World Trade Ltd. Switching between processor cache and random-access memory
WO2013034994A1 (en) * 2011-09-05 2013-03-14 Mohammad Ahsan Chishti A method to hibernate computer into external storage and making its operating system (os) portable
US8630056B1 (en) 2011-09-12 2014-01-14 Western Digital Technologies, Inc. Hybrid drive adjusting spin-up profile based on cache status of non-volatile semiconductor memory
CN103959234B (en) 2011-10-01 2017-11-07 英特尔公司 Rapid platform computing systems dormancy and recovery
US8909889B1 (en) 2011-10-10 2014-12-09 Western Digital Technologies, Inc. Method and apparatus for servicing host commands by a disk drive
US20160210235A1 (en) * 2011-10-20 2016-07-21 SK Hynix Inc. Data processing system having combined memory block and stack package
US9436629B2 (en) 2011-11-15 2016-09-06 Marvell World Trade Ltd. Dynamic boot image streaming
US8914594B2 (en) 2011-12-22 2014-12-16 Sandisk Technologies Inc. Systems and methods of loading data from a non-volatile memory to a volatile memory
US9092150B2 (en) * 2011-12-22 2015-07-28 Sandisk Technologies Inc. Systems and methods of performing a data save operation
US9069551B2 (en) 2011-12-22 2015-06-30 Sandisk Technologies Inc. Systems and methods of exiting hibernation in response to a triggering event
US9389673B2 (en) 2011-12-22 2016-07-12 Sandisk Technologies Inc. Systems and methods of performing a data save operation
US8984316B2 (en) 2011-12-29 2015-03-17 Intel Corporation Fast platform hibernation and resumption of computing systems providing secure storage of context data
US9442859B1 (en) 2012-06-17 2016-09-13 Samsung Electronics Co., Ltd. Method for asynchronous population of data caches used with mass storage devices
US9104552B1 (en) 2012-06-23 2015-08-11 Samsung Electronics Co., Ltd. Method for the use of shadow ghost lists to prevent excessive wear on FLASH based cache devices
US9417820B2 (en) 2012-12-06 2016-08-16 Kabushiki Kaisha Toshiba Low-overhead storage of a hibernation file in a hybrid disk drive
US9098428B2 (en) 2012-12-11 2015-08-04 Sandisk Technologies Inc. Data recovery on cluster failures and ECC enhancements with code word interleaving
US9032139B2 (en) 2012-12-28 2015-05-12 Intel Corporation Memory allocation for fast platform hibernation and resumption of computing systems
US9575768B1 (en) 2013-01-08 2017-02-21 Marvell International Ltd. Loading boot code from multiple memories
US9092353B1 (en) 2013-01-29 2015-07-28 Pmc-Sierra Us, Inc. Apparatus and method based on LDPC codes for adjusting a correctable raw bit error rate limit in a memory system
US9817728B2 (en) 2013-02-01 2017-11-14 Symbolic Io Corporation Fast system state cloning
US9628108B2 (en) 2013-02-01 2017-04-18 Symbolic Io Corporation Method and apparatus for dense hyper IO digital retention
US9813080B1 (en) 2013-03-05 2017-11-07 Microsemi Solutions (U.S.), Inc. Layer specific LDPC decoder
US9450610B1 (en) 2013-03-15 2016-09-20 Microsemi Storage Solutions (Us), Inc. High quality log likelihood ratios determined using two-index look-up table
US9736801B1 (en) 2013-05-20 2017-08-15 Marvell International Ltd. Methods and apparatus for synchronizing devices in a wireless data communication system
US9521635B1 (en) 2013-05-21 2016-12-13 Marvell International Ltd. Methods and apparatus for selecting a device to perform shared functionality in a deterministic and fair manner in a wireless data communication system
US9836306B2 (en) 2013-07-31 2017-12-05 Marvell World Trade Ltd. Parallelizing boot operations
GB201314439D0 (en) 2013-08-13 2013-09-25 Sony Comp Entertainment Europe Data processing
CN103678040A (en) * 2013-12-06 2014-03-26 北京明朝万达科技有限公司 Snapshooting and backspacing method and system based on computer system
US9417804B2 (en) 2014-07-07 2016-08-16 Microsemi Storage Solutions (Us), Inc. System and method for memory block pool wear leveling
CN104216836B (en) * 2014-08-28 2018-01-23 华为技术有限公司 A method and apparatus for concurrent read storage system
US9304703B1 (en) 2015-04-15 2016-04-05 Symbolic Io Corporation Method and apparatus for dense hyper IO digital retention
US9799405B1 (en) 2015-07-29 2017-10-24 Ip Gem Group, Llc Nonvolatile memory system with read circuit for performing reads using threshold voltage shift read instruction
US9886214B2 (en) 2015-12-11 2018-02-06 Ip Gem Group, Llc Nonvolatile memory system with erase suspend circuit and method for erase suspend management
US9892794B2 (en) 2016-01-04 2018-02-13 Ip Gem Group, Llc Method and apparatus with program suspend using test mode
US9899092B2 (en) 2016-01-27 2018-02-20 Ip Gem Group, Llc Nonvolatile memory system with program step manager and method for program step management
US20180081696A1 (en) * 2016-09-22 2018-03-22 Altera Corporation Integrated circuits having expandable processor memory

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5758174A (en) * 1995-06-07 1998-05-26 International Business Machines Corporation Computer system having a plurality of stored system capability states from which to resume
US6694451B2 (en) * 2000-12-07 2004-02-17 Hewlett-Packard Development Company, L.P. Method for redundant suspend to RAM
US20050038981A1 (en) * 2003-08-15 2005-02-17 Connor Patrick L. System and method for accelerated device initialization
US20050228964A1 (en) * 2002-10-04 2005-10-13 Microsoft Corporation Methods and mechanisms for proactive memory management

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5663901A (en) * 1991-04-11 1997-09-02 Sandisk Corporation Computer memory cards using flash EEPROM integrated circuit chips and memory-controller systems
WO1993018461A1 (en) * 1992-03-09 1993-09-16 Auspex Systems, Inc. High-performance non-volatile ram protected write cache accelerator system
US6957293B2 (en) * 2002-04-15 2005-10-18 International Business Machines Corporation Split completion performance of PCI-X bridges based on data transfer amount
US7017037B2 (en) * 2002-06-27 2006-03-21 Microsoft Corporation Apparatus and method to decrease boot time and hibernate awaken time of a computer system utilizing disk spin-up-time
US6965527B2 (en) * 2002-11-27 2005-11-15 Matrix Semiconductor, Inc Multibank memory on a die

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5758174A (en) * 1995-06-07 1998-05-26 International Business Machines Corporation Computer system having a plurality of stored system capability states from which to resume
US6694451B2 (en) * 2000-12-07 2004-02-17 Hewlett-Packard Development Company, L.P. Method for redundant suspend to RAM
US20050228964A1 (en) * 2002-10-04 2005-10-13 Microsoft Corporation Methods and mechanisms for proactive memory management
US20050038981A1 (en) * 2003-08-15 2005-02-17 Connor Patrick L. System and method for accelerated device initialization

Also Published As

Publication number Publication date Type
KR20090028518A (en) 2009-03-18 application
US7620784B2 (en) 2009-11-17 grant
US20070288687A1 (en) 2007-12-13 application
WO2007145869A2 (en) 2007-12-21 application
CN101467136A (en) 2009-06-24 application

Similar Documents

Publication Publication Date Title
US5696917A (en) Method and apparatus for performing burst read operations in an asynchronous nonvolatile memory
US7127549B2 (en) Disk acceleration using first and second storage devices
US8769232B2 (en) Non-volatile semiconductor memory module enabling out of order host command chunk media access
US7003623B2 (en) Solid state disk on module with high speed data transmission
US7433258B2 (en) Posted precharge and multiple open-page RAM architecture
US20050114587A1 (en) ExpressCard with On-Card Flash Memory with Shared Flash-Control Bus but Separate Ready Lines
US20030061458A1 (en) Memory control with lookahead power management
US20070204075A1 (en) System and method for reducing command scheduling constraints of memory circuits
US8341311B1 (en) System and method for reduced latency data transfers from flash memory to host by utilizing concurrent transfers into RAM buffer memory and FIFO host interface
US7225303B2 (en) Method and apparatus for accessing a dynamic memory device by providing at least one of burst and latency information over at least one of redundant row and column address lines
US7243185B2 (en) Flash memory system with a high-speed flash controller
Park et al. A high performance controller for NAND flash-based solid state disk (NSSD)
US20070079065A1 (en) Advanced dynamic disk memory module
US20090157950A1 (en) NAND flash module replacement for DRAM module
US20110264851A1 (en) Memory system and data transmitting method thereof
US20040068644A1 (en) Booting from non-linear memory
US20080046638A1 (en) Multiprocessor System having an Input/Output (I/O) Bridge Circuit for Transferring Data Between Volatile and Non-Volatile Memory
US20110296088A1 (en) Memory management storage to a host device
US20110145474A1 (en) Efficient Use Of Flash Memory In Flash Drives
US6874044B1 (en) Flash drive/reader with serial-port controller and flash-memory controller mastering a second RAM-buffer bus parallel to a CPU bus
US20120047318A1 (en) Semiconductor storage device and method of throttling performance of the same
US20080215801A1 (en) Portable Data Storage Using Slc and Mlc Flash Memory
US7123521B1 (en) Random cache read
US20110296084A1 (en) Data storage apparatus and method of writing data
US20110208900A1 (en) Methods and systems utilizing nonvolatile memory in a computer system main memory

Legal Events

Date Code Title Description
NENP Non-entry into the national phase in:

Ref country code: DE

NENP Non-entry into the national phase in:

Ref country code: RU

122 Ep: pct application non-entry in european phase

Ref document number: 07795670

Country of ref document: EP

Kind code of ref document: A2