WO2007125366A3 - Digital-to-analogue converters - Google Patents
Digital-to-analogue converters Download PDFInfo
- Publication number
- WO2007125366A3 WO2007125366A3 PCT/GB2007/050217 GB2007050217W WO2007125366A3 WO 2007125366 A3 WO2007125366 A3 WO 2007125366A3 GB 2007050217 W GB2007050217 W GB 2007050217W WO 2007125366 A3 WO2007125366 A3 WO 2007125366A3
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- differential
- digital
- current
- code
- input
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/38—Synchronous or start-stop systems, e.g. for Baudot code
- H04L25/40—Transmitting circuits; Receiving circuits
- H04L25/49—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems
- H04L25/4917—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems using multilevel codes
- H04L25/4923—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems using multilevel codes using ternary codes
- H04L25/4925—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems using multilevel codes using ternary codes using balanced bipolar ternary codes
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/66—Digital/analogue converters
- H03M1/74—Simultaneous conversion
- H03M1/742—Simultaneous conversion using current sources as quantisation value generators
- H03M1/745—Simultaneous conversion using current sources as quantisation value generators with weighted currents
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L27/00—Modulated-carrier systems
- H04L27/26—Systems using multi-frequency codes
- H04L27/2601—Multicarrier modulation systems
- H04L27/2626—Arrangements specific to the transmitter only
Abstract
Digital-to-Analogue Converters This invention generally relates to digital-to-analogue converters (DACs). More particularly it relates to differential, current-steering DACs with reduced small signal differential non-linearity. A differential current-steering digital-to-analogue converter (DAC), the DAC comprising: a digital input to receive a binary code comprising a plurality of bits defining a signed digital value for conversion into a signed differential analogue output signal; a pair of differential analogue output lines to provide said differential analogue output; and a set of binary-weighted steerable substantially constant current generators each coupled to said differential output lines and having a control input to receive a signal derived from said digital input to control current steering to said differential output lines responsive to said binary input code; wherein a said steerable substantially constant current generator comprises a ternary substantially constant current generator configured to generate a three-state differential current in response to a ternary signal on said control input; wherein each of said ternary current generators is associated with a bit of said binary code; and wherein said DAC further comprises a code converter coupled between said DAC digital input and said control inputs of said steerable current generators to convert said binary input code to a ternary code to control said steerable current generators.
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB0608375.2 | 2006-04-28 | ||
GB0608375A GB2437572B (en) | 2006-04-28 | 2006-04-28 | Digital-to-analouge converters |
US11/519,201 US7369077B2 (en) | 2006-04-28 | 2006-09-12 | Differential current-steering digital-to-analog converter |
US11/519,201 | 2006-09-12 |
Publications (2)
Publication Number | Publication Date |
---|---|
WO2007125366A2 WO2007125366A2 (en) | 2007-11-08 |
WO2007125366A3 true WO2007125366A3 (en) | 2008-04-10 |
Family
ID=38179763
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/GB2007/050217 WO2007125366A2 (en) | 2006-04-28 | 2007-04-26 | Digital-to-analogue converters |
Country Status (1)
Country | Link |
---|---|
WO (1) | WO2007125366A2 (en) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10454460B2 (en) | 2017-02-02 | 2019-10-22 | Infineon Technologies Ag | Robust trimming scheme for low power RC oscillator compatible with high temperature operation |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5841384A (en) * | 1994-08-18 | 1998-11-24 | Hughes Electronics | Non-linear digital-to-analog converter and related high precision current sources |
US6507304B1 (en) * | 2002-05-02 | 2003-01-14 | National Semiconductor Corporation | Current steering segmented DAC system |
-
2007
- 2007-04-26 WO PCT/GB2007/050217 patent/WO2007125366A2/en active Application Filing
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5841384A (en) * | 1994-08-18 | 1998-11-24 | Hughes Electronics | Non-linear digital-to-analog converter and related high precision current sources |
US6507304B1 (en) * | 2002-05-02 | 2003-01-14 | National Semiconductor Corporation | Current steering segmented DAC system |
Also Published As
Publication number | Publication date |
---|---|
WO2007125366A2 (en) | 2007-11-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR100824793B1 (en) | Pipeline analog digital converter with self reference voltage driver | |
WO2007149713A3 (en) | High-speed, high-resolution voltage output digital-to analog converter and method | |
US6329941B1 (en) | Digital-to-analog converting device and method | |
TW200701653A (en) | A digital-to-analog converter | |
WO2007135928A9 (en) | Digital/analog conversion apparatus | |
WO2008146301A3 (en) | Successive approximation anaglog-to-digital converter with inbuilt redundancy | |
CN103095303B (en) | A kind of current mode and voltage-type compositive mathematical models converter | |
CN101084628A (en) | High speed differential resistive voltage digital-to-analog converter | |
TW200824300A (en) | Digital-to-analog converter | |
CN111900990A (en) | Current steering type digital-to-analog converter based on hybrid coding | |
CN101674084A (en) | Analog to digital converter | |
CN104426547A (en) | 10-bit pipeline analogue-digital converter | |
WO2013063358A2 (en) | Digital error correction in an analog-to-digital converter | |
CN102130688A (en) | Resistance network type digital to analog converter structure | |
EP3729658A1 (en) | Interpolation digital-to-analog converter (dac) | |
US9467161B1 (en) | Low-power, high-speed successive approximation register analog-to-digital converter and conversion method using the same | |
US20150200681A1 (en) | Segmented Digital-To-Analog Converter With Overlapping Segments | |
CN109309498B (en) | Current steering type digital-to-analog converter based on thermometer code | |
WO2007125366A3 (en) | Digital-to-analogue converters | |
CN106688185B (en) | Monotonic segmented digital-to-analog converter | |
DE602007002990D1 (en) | Circuit for high-resolution digital-to-analog conversion | |
Yenuchenko | Alternative structures of a segmented current-steering DAC | |
JP2007037147A (en) | Digital/analog conversion method employing multi-purpose current addition, and system thereof | |
AU2002366892A1 (en) | Analog-to-digital converter and method of generating an intermediate code for an analog-to-digital converter | |
KR20190095589A (en) | Bridge capacitor digital analog converter for preventing overflow |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 07733638 Country of ref document: EP Kind code of ref document: A2 |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 07733638 Country of ref document: EP Kind code of ref document: A2 |