WO2007075314A1 - Apparatus and method for impedance matching in a backplane signal channel - Google Patents
Apparatus and method for impedance matching in a backplane signal channel Download PDFInfo
- Publication number
- WO2007075314A1 WO2007075314A1 PCT/US2006/047145 US2006047145W WO2007075314A1 WO 2007075314 A1 WO2007075314 A1 WO 2007075314A1 US 2006047145 W US2006047145 W US 2006047145W WO 2007075314 A1 WO2007075314 A1 WO 2007075314A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- signal
- ground
- impedance matching
- layers
- stub
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K7/00—Constructional details common to different types of electric apparatus
- H05K7/14—Mounting supporting structure in casing or on frame or rack
- H05K7/1438—Back panels or connecting means therefor; Terminals; Coding means to avoid wrong insertion
- H05K7/1458—Active back panels; Back panels with filtering means
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0213—Electrical arrangements not otherwise provided for
- H05K1/0216—Reduction of cross-talk, noise or electromagnetic interference
- H05K1/023—Reduction of cross-talk, noise or electromagnetic interference using auxiliary mounted passive components or auxiliary substances
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0213—Electrical arrangements not otherwise provided for
- H05K1/0237—High frequency adaptations
- H05K1/025—Impedance arrangements, e.g. impedance matching, reduction of parasitic impedance
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0213—Electrical arrangements not otherwise provided for
- H05K1/0215—Grounding of printed circuits by connection to external grounding means
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0213—Electrical arrangements not otherwise provided for
- H05K1/0216—Reduction of cross-talk, noise or electromagnetic interference
- H05K1/023—Reduction of cross-talk, noise or electromagnetic interference using auxiliary mounted passive components or auxiliary substances
- H05K1/0231—Capacitors or dielectric substances
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0213—Electrical arrangements not otherwise provided for
- H05K1/0216—Reduction of cross-talk, noise or electromagnetic interference
- H05K1/023—Reduction of cross-talk, noise or electromagnetic interference using auxiliary mounted passive components or auxiliary substances
- H05K1/0233—Filters, inductors or a magnetic substance
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/14—Structural association of two or more printed circuits
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/04—Assemblies of printed circuits
- H05K2201/044—Details of backplane or midplane for mounting orthogonal PCBs
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/07—Electric details
- H05K2201/0776—Resistance and impedance
- H05K2201/0792—Means against parasitic impedance; Means against eddy currents
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10007—Types of components
- H05K2201/10022—Non-printed resistor
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10007—Types of components
- H05K2201/1003—Non-printed inductor
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10007—Types of components
- H05K2201/10196—Variable component, e.g. variable resistor
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
- H05K3/42—Plated through-holes or plated via connections
- H05K3/429—Plated through-holes specially for multilayer circuits, e.g. having connections to inner circuit layers
Definitions
- the present invention relates generally to communication in a backplane signal channel and in particular, but not exclusively, to improving signal quality through impedance matching in a backplane signal channel.
- Figure IA illustrates an embodiment of a blade server
- Blade 100 which includes a printed circuit board known as a backplane 102.
- Blade 104 which in one embodiment is a server, is mechanically attached and electrically coupled to the backplane 102 using socket 106.
- Blade 104 uses backplane 102 to communicate with other blades also coupled to the backplane through a signal channel 110 within backplane 102.
- Blade 104 communicates with signal channel 110 through one or more stubs 112 that extend through the thickness of the backplane.
- blade 104 or, more specifically, circuitry on blade 104 — communicates with channel 110 via stub 112.
- Figure IA illustrates a phenomenon that occurs when a signal is sent or received by blade 104 through stub 112. For example, when
- P22916 - 1 - a signal originating from blade 104 is launched into stub 112, a first part 118 of the signal travels down the stub and into the channel 110.
- a second part 116 of the signal travels to the end of stub 112.
- the second part 116 of the signal arrives at the end 114 of the stub, it reflects from the end and travels back up stub 112 and at least partly into channel 110. If the data rate of the signal is low and the length of signal channel 112 is small, the reflection of the signal from the stub end usually does not create serious problem, but when the data rate of the signal is high and the length L of signal channel 112 is large, more serious problems begin to occur.
- Figures 1C and ID illustrate the problem that occurs with a long signal channel 112 and a high data rate differential signal.
- Figure IB illustrates the differential input signal, measured by the voltage difference between the positive input voltage Vinp and negative input voltage Vinn at the locations shown on blade 204 in Figure 2 A.
- Figure 1C illustrates the differential output signal, measured by the voltage difference between the positive output voltage Voutp and negative output voltage Voutn at the locations shown on blade 204 in Figure 2 A.
- both Figures IB and 1C should exhibit the well-known "open eye" pattern characteristic of differential signals, and in a perfect communication system, the eye pattern at the input would be perfectly replicated at the output — in other words, the output pattern in Figure 1C would look exactly like the input pattern in Figure
- Figure IA is a cross section showing the communication of a server blade with and through a backplane.
- Figure IB is a plot of differential input voltage versus time for an embodiment of a server such as the one shown in Figure IA.
- Figure 1C is a plot of differential output voltage versus time for an embodiment of a server such as the one shown in Figure IA.
- Figure 2 A is a side elevation of an embodiment of a blade server according to the present invention.
- Figure 2B is a plot of differential input voltage versus time for an embodiment of a blade server such as the blade server of Figure 2A.
- Figure 1C is a plot of differential output voltage versus time for an embodiment of a blade server such as the blade server of Figure 2 A.
- Figure 3 is a cross-section of an embodiment of a backplane illustrating an embodiment of the grounding of an impedance matching terminal.
- Figures 4A-4E are schematics of embodiments of impedance matching terminals using combinations of resistors, capacitors and inductors.
- Figures 5A-5B are schematics of embodiments of impedance matching terminals using resistors and capacitors.
- Figures 6A-6B are schematics of embodiments of impedance matching terminals using resistors and inductors.
- P22916 - 5 least one embodiment of the present invention.
- appearances of the phrases “in one embodiment” or “in an embodiment” in this specification do not necessarily all refer to the same embodiment.
- the particular features, structures, or characteristics may be combined in any suitable manner in one or more embodiments.
- FIG. 2 A illustrates an embodiment of a device comprising a blade server 200 according to the present invention.
- a blade server is used herein for purposes of illustration, in other embodiments the device 200 can be something besides a blade server.
- the blade server 200 includes a first blade 206 and a second server blade 204, both of which are electrically and mechanically coupled to a backplane 202. Blades 204 and 206 are electrically coupled to a signal channel 212 in the backplane using one
- blade 206 or, more specifically, circuitry on blade 206— is coupled with signal channel 212 via trace 218 that is electrically coupled to stub 216, and by trace 220 that is electrically coupled to stub 214.
- circuitry on blade 204 is coupled with signal channel 212 via trace 224 that is electrically coupled to stub 234 and by trace 226 that is electrically coupled to stub 232.
- blades 204 and 206 can communicate with each other through signal channel 212 within backplane 202.
- Backplane 202 includes a front side to which blades 204 and 206 are coupled, and a backside to which components such as impedance matching terminals 228 and 230 are coupled as further discussed below.
- the backplane is a printed circuit board including multiple conductive layers 222 separated from each other by insulating layers 221.
- the conductive layers alternate between signal layers and ground layers — for example, if one particular layer is a signal layer the next layer in the stack in either direction is a ground layer ⁇ see Fig. 3).
- the conductive layers are made of a metal such as copper, but in other embodiments the conductive layers can, of course, be made of other metallic or non-metallic conductors.
- the conductive layers are made of a metal such as copper, but in other embodiments the conductive layers can, of course, be made of other metallic or non-metallic conductors.
- insulating layers 221 are made of a dielectric such as FR4, or Nelco 4000-13, both the Nelco California subsidiary of Park Electrochemical Corp. of Melville, New York, USA.
- the front side of backplane 202 includes a socket 208 through which blade 206 is mechanically attached and electrically coupled to backplane 202, as well as a socket 210 through which blade 204 is mechanically attached and electrically coupled to backplane 202.
- stubs 232 and 234 extend through the thickness of backplane 202 and are used
- stubs 214, 216, 232 and 234 are electrically coupled only to one of the conductive layers within the backplane and are insulated from the remaining conductive layers; in the illustrated embodiment, stubs 214, 216, 232 and 234 are electrically coupled to signal channel 212.
- the signal channel 212 comprises a pair of channels through which a differential signal can be transmitted. Where the signal channel comprises a differential channel pair, stubs 214 and 234 can
- blades 206 and 204 communicate with each other via differential signals.
- Blades 204 and 206 are mechanically attached and electrically coupled to backplane 102 using sockets 108 and 110, respectively.
- blades 204 and 206 can be individual servers. Taking blade 206 as an example, the blade can include thereon components such as a microprocessor 236, as well as a memory 238 which in various embodiments can be a random access memory (RAM), dynamic random access memory (DRAM), static random access memory (SRAM), static dynamic random
- blades 204 and 206 can, of course, be devices other
- servers can include more, less or different components than processor
- the components are coupled to the blade using a ball grid array (BGA), but in other embodiments the components can be coupled to the blade differently.
- BGA ball grid array
- An impedance matching terminal 228 is electrically coupled to one or more of stubs 214 and 216 and to a ground.
- an impedance matching terminal 230 is coupled to one or more of stubs 232 and 234 and to ground.
- impedance matching terminals 228 and 230 both include a pair of resistors, one coupled to each stub and to ground. Although shown connected to an external ground (e.g., a ground that is not on the blade server 200), the impedance matching terminals can also be grounded in the blade server itself (see Fig. 3).
- impedance matching terminals that include other electrical components such as capacitors and inductors can be used (see Figs. 4A-4D, 5A-5B, 6A-6B and 7) instead of or in addition to fixed or variable resistors.
- electrical components besides resistors, capacitors and inductors can be used instead of or in addition to these components.
- inductance, etc. used in the impedance matching terminal will depend on such
- P22916 - 9 - factors as the data rate of the signal transmitted through the stubs and signal channel, as well as the length L of the signal channel.
- a resistor is used as an impedance matching terminal with a signal channel having a length of about 9 inches or greater that is carrying a signal with a data rate at or exceeding about 9 gigabits per second (10 Gbps)
- a resistance of about 25 ohms has been found to be optimum.
- the impedance matching terminal is a resistor, it is expected that a longer signal channel will require a lower resistance.
- Figure 2C illustrates the differential output signal, measured by the voltage difference between the
- Figure 2B as a result of the impedance matching terminals applied to the stub ends, now exhibits the familiar "open eye” pattern associated with a differential signal. Similarly, whereas the differential output signal was previously distorted by signal reflection from the
- FIG. 2C now also exhibits the familiar "open eye” pattern associated with a differential signal.
- the shaded square in the middle of the eye in Figure 2C represents the design requirement imposed by the Advanced Telecom Computing Architecture (ATCA) 3.0 standard, published January 2003 by the PCI Industrial Computer Manufacturers Group (PICMG).
- ATCA Advanced Telecom Computing Architecture
- PICMG PCI Industrial Computer Manufacturers Group
- the ATCA standard requires at least a 0.2 volt spread in the signal so that the signal can be decoded.
- the impedance matching terminals substantially affect compliance with this specification for long signal channels and high data rates.
- the eye pattern at the input would be perfectly replicated at the output — in other words, the output pattern in Figure 2B would look exactly like the input pattern in Figure 2C.
- Figure 2C shows that the "open eye” of the output pattern no longer closes, although the signal's voltage spread still decreases due to signal energy lost in the signal channel.
- FIG 3 illustrates an embodiment of a backplane 300 illustrating an embodiment of grounding an impedance matching terminal.
- the backplane 300 is essentially a printed circuit board that includes alternating signal layers 302 and ground layers 304, with an insulating layer 306 separating the ground layers and signal layers.
- a stub 310 extends through the thickness of backplane 300 and is electrically coupled to signal channel 308, which is formed in one of the conductive layers.
- P22916 - 11 - matching terminal 312 is electrically coupled to stub 310 and is grounded by coupling it to ground layer 304 within backplane 300.
- the impedance matching terminal is grounded in the ground layer 304 closest to the backside of backplane 300, but in other embodiments the impedance matching terminal can be grounded in some other layer within the backplane.
- both grounds can be coupled to the same ground layer within backplane 300 or can be coupled to different ground layers.
- FIGS 4A-4E illustrate embodiments of impedance
- FIG. 4A illustrates an embodiment comprising a variable shunt capacitor C P followed by a variable in-line resistor R P and a variable in-line inductor Ls-
- the components can be fixed instead of variable and values for the resistance, capacitance and inductance of the components shown in Figure 4A can be determined analytically or empirically.
- Figure 4B illustrates an embodiment similar to the embodiment of Figure 4A, except that
- variable shunt capacitor the position of the variable shunt capacitor is changed so that this embodiment includes a variable in-line resistor Rs followed by a variable shunt capacitor Cp and a variable in-line inductor L s .
- the components can be fixed instead of variable and values for the resistance, capacitance and
- P22916 - 12 - inductance of the components shown in Figure 4B can be determined analytically or empirically.
- Figure 4C illustrates an embodiment similar to the embodiment of Figure 4A, except that the positions of the capacitor and inductor are transposed.
- This embodiment includes a variable shunt inductor Lp followed by a variable in-line resistor Rp and a variable in-line capacitor Cs.
- the components can be fixed instead of
- variable and values for the resistance, capacitance and inductance of the components shown in Figure 4C can be determined analytically or empirically.
- Figure 4D illustrates an embodiment similar to the embodiment of Figure 4C, except that the position of the shunt inductor is changed. This embodiment, then, comprises a variable in-line resistor Rs, followed by a
- variable shunt inductor Lp and a variable in-line capacitor Cs- the components can be fixed instead of variable and values for the resistance, capacitance and inductance of the components shown in Figure 4D can be determined analytically or empirically.
- Fire 4E illustrates yet another embodiment of an impedance matching terminal that can be used in the device 200 shown in
- FIG. 2A This embodiment includes a variable in-line resistor Rs, followed by a variable shunt inductor L P and a variable shunt capacitor Cp, followed by
- variable in-line resistor Rp variable in-line inductor Ls and variable in-line capacitor Cs-
- the components can be fixed instead of variable and values for the resistance, capacitance and inductance of the components shown in Figure 4D can be
- Figures 5A-5B illustrate additional embodiments of an impedance matching terminal that can be used in device 200.
- Figure 5A illustrates an embodiment of an impedance matching terminal that includes a variable shunt capacitor Cp followed by a variable in-line resistor R P and a
- Figure 5B illustrates an embodiment of an impedance matching terminal that includes a variable in-line resistor Rp
- variable shunt capacitor C P and a variable in-line capacitor C s .
- the resistances and capacitances can be determined analytically or empirically and, in other embodiments the components shown can be fixed instead of variable.
- FIGS 6A-6B illustrate further alternative embodiments of the impedance matching terminal that can be used in device
- Figure 6A illustrates an embodiment of an impedance matching terminal that includes a variable shunt inductor L P followed by a variable in-line
- P22916 - 14 - an embodiment of an impedance matching terminal that includes an variable
- in-line resistor R s followed by a variable shunt inductor L P and an variable inline inductor L s .
- the resistances and inductances can be determined analytically or empirically and, in other embodiments the components shown can be fixed instead of variable.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Electromagnetism (AREA)
- Dc Digital Transmission (AREA)
Abstract
An apparatus comprising a printed circuit board having a front side and a back side, and having therein a plurality of conductive layers, each conductive layer including one or more signal channels; a stub extending from the front side to the back side, the stub being electrically coupled to at least one signal channel; and an impedance matching terminal electrically coupled to the stub and to a ground. A process comprising providing a printed circuit board including a front side and a back side, and having therein a plurality of conductive layers, each conductive layer including one or more signal channels, and a stub extending from the front side to the back side, the stub being electrically coupled to at least one signal channel and being designed to receive a signal from a component attached to the printed circuit board; and coupling an impedance matching terminal to the stub and to a ground.
Description
APPARATUS AND METHOD FOR IMPEDANCE MATCHING IN A BACKPLANE SIGNAL CHANNEL
TECHNICAL FIELD [0001] The present invention relates generally to communication in a backplane signal channel and in particular, but not exclusively, to improving signal quality through impedance matching in a backplane signal channel.
BACKGROUND [0002] Figure IA illustrates an embodiment of a blade server
100, which includes a printed circuit board known as a backplane 102. Blade 104, which in one embodiment is a server, is mechanically attached and electrically coupled to the backplane 102 using socket 106. Blade 104 uses backplane 102 to communicate with other blades also coupled to the backplane through a signal channel 110 within backplane 102. Blade 104 communicates with signal channel 110 through one or more stubs 112 that extend through the thickness of the backplane. For example, blade 104 — or, more specifically, circuitry on blade 104 — communicates with channel 110 via stub 112.
[0003] Figure IA illustrates a phenomenon that occurs when a signal is sent or received by blade 104 through stub 112. For example, when
P22916 - 1 -
a signal originating from blade 104 is launched into stub 112, a first part 118 of the signal travels down the stub and into the channel 110. A second part 116 of the signal, however, travels to the end of stub 112. When the second part 116 of the signal arrives at the end 114 of the stub, it reflects from the end and travels back up stub 112 and at least partly into channel 110. If the data rate of the signal is low and the length of signal channel 112 is small, the reflection of the signal from the stub end usually does not create serious problem, but when the data rate of the signal is high and the length L of signal channel 112 is large, more serious problems begin to occur.
[0004] Figures 1C and ID illustrate the problem that occurs with a long signal channel 112 and a high data rate differential signal. Figure IB illustrates the differential input signal, measured by the voltage difference between the positive input voltage Vinp and negative input voltage Vinn at the locations shown on blade 204 in Figure 2 A. Figure 1C illustrates the differential output signal, measured by the voltage difference between the positive output voltage Voutp and negative output voltage Voutn at the locations shown on blade 204 in Figure 2 A. Normally, both Figures IB and 1C should exhibit the well-known "open eye" pattern characteristic of differential signals, and in a perfect communication system, the eye pattern at the input would be perfectly replicated at the output — in other words, the output pattern in Figure 1C would look exactly like the input pattern in Figure
P22916 - 2 -
IB. Both figures shown that, due to the signal reflection phenomenon discussed above in Figure IA, the expected "open eye" pattern becomes
somewhat distorted at the input and much more substantially distorted at the output. So much distortion can occur that, as shown in Figure 1C, the "open eye" pattern closes meaning, essentially, that the signal has become scrambled. The voltage spread has also narrowed, meaning that signal energy has been lost between blades. Among other things, this makes it difficult to decode the signal when it is received.
[0005] Current ways of dealing with this problem focus on active solutions that attempt, within the circuitry of the blade receiving a signal, to condition and decode a differential signal. These current solutions, however, are complex and expensive. One passive approach that has been tried is to simply increase the signal power at the input. Unfortunately, though, this approach only affects the voltage spread at the output but does nothing about the closing of the "eye" that occurs between input and output.
BRIEF DESCRIPTION OF THE DRAWINGS
[0006] Non-limiting and non-exhaustive embodiments of the present invention are described with reference to the following figures, wherein like reference numerals refer to like parts throughout the various
views unless otherwise specified.
P22916 -3 -
[0007] Figure IA is a cross section showing the communication of a server blade with and through a backplane.
[0008] Figure IB is a plot of differential input voltage versus time for an embodiment of a server such as the one shown in Figure IA.
[0009] Figure 1C is a plot of differential output voltage versus time for an embodiment of a server such as the one shown in Figure IA.
[0010] Figure 2 A is a side elevation of an embodiment of a blade server according to the present invention.
[0011] Figure 2B is a plot of differential input voltage versus time for an embodiment of a blade server such as the blade server of Figure 2A.
[0012] Figure 1C is a plot of differential output voltage versus time for an embodiment of a blade server such as the blade server of Figure 2 A.
[0013] Figure 3 is a cross-section of an embodiment of a backplane illustrating an embodiment of the grounding of an impedance matching terminal.
P22916 - 4 -
[0014] Figures 4A-4E are schematics of embodiments of impedance matching terminals using combinations of resistors, capacitors and inductors.
[0015] Figures 5A-5B are schematics of embodiments of impedance matching terminals using resistors and capacitors.
[0016] Figures 6A-6B are schematics of embodiments of impedance matching terminals using resistors and inductors.
DETAILED DESCRIPTION OF THE ILLUSTRATED EMBODIMENTS
[0017] Embodiments of a system and method for impedance matching in a backplane signal channel are described herein. In the following description, numerous specific details are described to provide a thorough understanding of embodiments of the invention. One skilled in the relevant
art will recognize, however, that the invention can be practiced without one or more of the specific details, or with other methods, components, materials, etc. In other instances, well-known structures, materials, or operations are not shown or described in detail but are nonetheless encompassed within the scope of the invention.
[0018] Reference throughout this specification to "one embodiment" or "an embodiment" means that a particular feature, structure, or characteristic described in connection with the embodiment is included in at
P22916 - 5 -
least one embodiment of the present invention. Thus, appearances of the phrases "in one embodiment" or "in an embodiment" in this specification do not necessarily all refer to the same embodiment. Furthermore, the particular features, structures, or characteristics may be combined in any suitable manner in one or more embodiments.
[0019] Figure 2 A illustrates an embodiment of a device comprising a blade server 200 according to the present invention. Although a blade server is used herein for purposes of illustration, in other embodiments the device 200 can be something besides a blade server. The blade server 200 includes a first blade 206 and a second server blade 204, both of which are electrically and mechanically coupled to a backplane 202. Blades 204 and 206 are electrically coupled to a signal channel 212 in the backplane using one
or more stubs that extend throughout the thickness of the backplane. For example, blade 206 — or, more specifically, circuitry on blade 206— is coupled with signal channel 212 via trace 218 that is electrically coupled to stub 216, and by trace 220 that is electrically coupled to stub 214. Similarly, circuitry on blade 204 is coupled with signal channel 212 via trace 224 that is electrically coupled to stub 234 and by trace 226 that is electrically coupled to stub 232. By virtue of their electrical coupling to signal channel 212, blades 204 and 206 can communicate with each other through signal channel 212 within backplane 202.
P22916 - 6 -
[0020] Backplane 202 includes a front side to which blades 204 and 206 are coupled, and a backside to which components such as impedance matching terminals 228 and 230 are coupled as further discussed below. In one embodiment of backplane 202, the backplane is a printed circuit board including multiple conductive layers 222 separated from each other by insulating layers 221. The conductive layers alternate between signal layers and ground layers — for example, if one particular layer is a signal layer the next layer in the stack in either direction is a ground layer {see Fig. 3). In one embodiment, the conductive layers are made of a metal such as copper, but in other embodiments the conductive layers can, of course, be made of other metallic or non-metallic conductors. Similarly, in one embodiment
insulating layers 221 are made of a dielectric such as FR4, or Nelco 4000-13, both the Nelco California subsidiary of Park Electrochemical Corp. of Melville, New York, USA.
[0021] The front side of backplane 202 includes a socket 208 through which blade 206 is mechanically attached and electrically coupled to backplane 202, as well as a socket 210 through which blade 204 is mechanically attached and electrically coupled to backplane 202. Stubs 214
and 216 extend through the thickness of the backplane and are used to electrically couple blade 206 to signal channel 212 via socket 208. Similarly, stubs 232 and 234 extend through the thickness of backplane 202 and are used
P22916 - 7 -
to electrically couple blade 204 to signal channel 212 via socket 210. In one embodiment, stubs 214, 216, 232 and 234 are electrically coupled only to one of the conductive layers within the backplane and are insulated from the remaining conductive layers; in the illustrated embodiment, stubs 214, 216, 232 and 234 are electrically coupled to signal channel 212. Although not shown in the drawing, in one embodiment the signal channel 212 comprises a pair of channels through which a differential signal can be transmitted. Where the signal channel comprises a differential channel pair, stubs 214 and 234 can
be coupled to one of the channels in the pair, while stubs 216 and 232 are coupled to the other channel in the pair. With this arrangement, blades 206 and 204 communicate with each other via differential signals.
[0022] Blades 204 and 206, are mechanically attached and electrically coupled to backplane 102 using sockets 108 and 110, respectively.
In one embodiment, blades 204 and 206 can be individual servers. Taking blade 206 as an example, the blade can include thereon components such as a microprocessor 236, as well as a memory 238 which in various embodiments can be a random access memory (RAM), dynamic random access memory (DRAM), static random access memory (SRAM), static dynamic random
access memory (SDRAM), read-only memory (RAM), or flash memory. Other embodiments of blades 204 and 206 can, of course, be devices other
than servers and can include more, less or different components than processor
P22916 - 8 -
236 and memory 238. Moreover, in the embodiment shown the components are coupled to the blade using a ball grid array (BGA), but in other embodiments the components can be coupled to the blade differently.
[0023] An impedance matching terminal 228 is electrically coupled to one or more of stubs 214 and 216 and to a ground. Similarly, an impedance matching terminal 230 is coupled to one or more of stubs 232 and 234 and to ground. In the illustrated embodiment, impedance matching terminals 228 and 230 both include a pair of resistors, one coupled to each stub and to ground. Although shown connected to an external ground (e.g., a ground that is not on the blade server 200), the impedance matching terminals can also be grounded in the blade server itself (see Fig. 3). Variable resistors
are shown in the figure, but in other embodiments fixed resistors can be used.
In still other embodiments impedance matching terminals that include other electrical components such as capacitors and inductors can be used (see Figs. 4A-4D, 5A-5B, 6A-6B and 7) instead of or in addition to fixed or variable resistors. In yet other embodiments, electrical components besides resistors, capacitors and inductors can be used instead of or in addition to these components.
[0024] The particular values of resistance, capacitance,
inductance, etc. used in the impedance matching terminal will depend on such
P22916 - 9 -
factors as the data rate of the signal transmitted through the stubs and signal channel, as well as the length L of the signal channel. For example, when a resistor is used as an impedance matching terminal with a signal channel having a length of about 9 inches or greater that is carrying a signal with a data rate at or exceeding about 9 gigabits per second (10 Gbps), a resistance of about 25 ohms has been found to be optimum. In other embodiments where the impedance matching terminal is a resistor, it is expected that a longer signal channel will require a lower resistance.
[0025] Figures 2B and 2C illustrate the effect of attaching
impedance matching terminals to the stub ends as shown in Figure 2A. Figure
2B illustrates the differential input signal, measured by the voltage difference
between the positive input voltage Vinp and negative input voltage Vinn at the locations shown on blade 206 in Figure 2A. Figure 2C illustrates the differential output signal, measured by the voltage difference between the
positive output voltage Voutp and negative output voltage Voutn at the locations shown on blade 204 in Figure 2 A.
[0026] Figure 2B, as a result of the impedance matching terminals applied to the stub ends, now exhibits the familiar "open eye" pattern associated with a differential signal. Similarly, whereas the differential output signal was previously distorted by signal reflection from the
P22916 - 10 -
stub end, Figure 2C now also exhibits the familiar "open eye" pattern associated with a differential signal. The shaded square in the middle of the eye in Figure 2C represents the design requirement imposed by the Advanced Telecom Computing Architecture (ATCA) 3.0 standard, published January 2003 by the PCI Industrial Computer Manufacturers Group (PICMG). The ATCA standard requires at least a 0.2 volt spread in the signal so that the signal can be decoded. Thus, the impedance matching terminals substantially affect compliance with this specification for long signal channels and high data rates. In a perfect communication system, the eye pattern at the input would be perfectly replicated at the output — in other words, the output pattern in Figure 2B would look exactly like the input pattern in Figure 2C. Figure 2C, however, shows that the "open eye" of the output pattern no longer closes, although the signal's voltage spread still decreases due to signal energy lost in the signal channel.
[0027] Figure 3 illustrates an embodiment of a backplane 300 illustrating an embodiment of grounding an impedance matching terminal. The backplane 300 is essentially a printed circuit board that includes alternating signal layers 302 and ground layers 304, with an insulating layer 306 separating the ground layers and signal layers. A stub 310 extends through the thickness of backplane 300 and is electrically coupled to signal channel 308, which is formed in one of the conductive layers. An impedance
P22916 - 11 -
matching terminal 312 is electrically coupled to stub 310 and is grounded by coupling it to ground layer 304 within backplane 300. In the embodiment shown, the impedance matching terminal is grounded in the ground layer 304 closest to the backside of backplane 300, but in other embodiments the impedance matching terminal can be grounded in some other layer within the backplane. In embodiments where the impedance matching terminal 312 requires more than one ground {see Figs 4A-4D, 5A-5B, 6A-6B and 7), both grounds can be coupled to the same ground layer within backplane 300 or can be coupled to different ground layers.
[0028] Figures 4A-4E illustrate embodiments of impedance
matching terminals that can be used in the device 200 shown in Figure 2A. Figure 4A illustrates an embodiment comprising a variable shunt capacitor CP followed by a variable in-line resistor RP and a variable in-line inductor Ls- In other embodiments, the components can be fixed instead of variable and values for the resistance, capacitance and inductance of the components shown in Figure 4A can be determined analytically or empirically. Figure 4B illustrates an embodiment similar to the embodiment of Figure 4A, except that
the position of the variable shunt capacitor is changed so that this embodiment includes a variable in-line resistor Rs followed by a variable shunt capacitor Cp and a variable in-line inductor Ls. In other embodiments, the components can be fixed instead of variable and values for the resistance, capacitance and
P22916 - 12 -
inductance of the components shown in Figure 4B can be determined analytically or empirically.
[0029] Figure 4C illustrates an embodiment similar to the embodiment of Figure 4A, except that the positions of the capacitor and inductor are transposed. This embodiment, then, includes a variable shunt inductor Lp followed by a variable in-line resistor Rp and a variable in-line capacitor Cs. In other embodiments, the components can be fixed instead of
variable and values for the resistance, capacitance and inductance of the components shown in Figure 4C can be determined analytically or empirically. Figure 4D illustrates an embodiment similar to the embodiment of Figure 4C, except that the position of the shunt inductor is changed. This embodiment, then, comprises a variable in-line resistor Rs, followed by a
variable shunt inductor Lp and a variable in-line capacitor Cs- In other embodiments, the components can be fixed instead of variable and values for the resistance, capacitance and inductance of the components shown in Figure 4D can be determined analytically or empirically.
[0030] Fire 4E illustrates yet another embodiment of an impedance matching terminal that can be used in the device 200 shown in
Figure 2A. This embodiment includes a variable in-line resistor Rs, followed by a variable shunt inductor LP and a variable shunt capacitor Cp, followed by
P22916 - 13 -
a variable in-line resistor Rp, variable in-line inductor Ls and variable in-line capacitor Cs- In other embodiments of this impedance matching terminal, the components can be fixed instead of variable and values for the resistance, capacitance and inductance of the components shown in Figure 4D can be
determined analytically or empirically.
[0031] Figures 5A-5B illustrate additional embodiments of an impedance matching terminal that can be used in device 200. Figure 5A illustrates an embodiment of an impedance matching terminal that includes a variable shunt capacitor Cp followed by a variable in-line resistor RP and a
variable in-line capacitor C5. Similarly, Figure 5B illustrates an embodiment of an impedance matching terminal that includes a variable in-line resistor Rp
followed by a variable shunt capacitor CP and a variable in-line capacitor Cs. For the embodiments shown in Figures 6A and 6B, the resistances and capacitances can be determined analytically or empirically and, in other embodiments the components shown can be fixed instead of variable.
[0032] Figures 6A-6B illustrate further alternative embodiments of the impedance matching terminal that can be used in device
200. Figure 6A illustrates an embodiment of an impedance matching terminal that includes a variable shunt inductor LP followed by a variable in-line
resistor RP and a variable in-line inductor L$. Similarly, Figure 6B illustrates
P22916 - 14 -
an embodiment of an impedance matching terminal that includes an variable
in-line resistor Rs followed by a variable shunt inductor LP and an variable inline inductor Ls. For the embodiments shown in Figures 6A and 6B, the resistances and inductances can be determined analytically or empirically and, in other embodiments the components shown can be fixed instead of variable.
[0033] The above description of illustrated embodiments of
the invention, including what is described in the abstract, is not intended to be exhaustive or to limit the invention to the precise forms disclosed. While specific embodiments of, and examples for, the invention are described herein for illustrative purposes, various equivalent modifications are possible within the scope of the invention, as those skilled in the relevant art will recognize.
These modifications can be made to the invention in light of the above detailed description.
[0034] The terms used in the following claims should not be construed to limit the invention to the specific embodiments disclosed in the specification and the claims. Rather, the scope of the invention is to be determined entirely by the following claims, which are to be construed in accordance with established doctrines of claim interpretation.
P22916 - 15 -
Claims
1. An apparatus comprising:
a printed circuit board having a front side and a back side, and having therein a plurality of conductive layers, each conductive layer including one or more signal channels;
a stub extending from the front side to the back side, the stub being electrically coupled to at least one signal channel; and
an impedance matching terminal electrically coupled to the stub and to a ground.
2. The apparatus of claim 1 wherein the ground is a ground external to the printed circuit board.
3. The apparatus of claim 1 wherein the plurality of conductive layers includes alternating signal layers and ground layers separated from each other by insulating layers.
4. The apparatus of claim 3 wherein the ground is one or more of the ground layers.
5. The apparatus of claim 1 wherein the impedance matching terminal is a variable resistor.
P22916 - 16 -
6. The apparatus of claim 1 wherein the impedance matching terminal includes at least one of a capacitor and an inductor.
7. The apparatus of claim 1 wherein a signal traveling through the signal channel has a data rate of approximately 9 gigabits per second (Gbps) or greater.
8. The apparatus of claim 1 wherein a length of the signal channel is approximately 9 inches or greater.
9. A system comprising:
a printed circuit board having a front side and a back side, and
including therein a plurality of conductive layers, at least one of the conductive layers including first and second signal channels to carry a differential signal;
first and second stubs extending from the front side to the back side, the first stub being electrically coupled to the first signal channel
and the second stub being electrically coupled to the second signal channel;
a server blade coupled to the front side of the printed circuit board and electrically coupled to the first and second stubs, the server blade
including thereon a processor and an SDRAM memory; and
P22916 - 17 - an impedance matching terminal positioned on the back side of the printed circuit board and connected to the first and second stubs and to a ground.
10. The system of claim 9 wherein the ground is a ground external to the printed circuit board.
11. The system of claim 9 wherein the plurality of conductive layers
includes alternating signal layers and ground layers separated from each other by insulating layers.
12. The system of claim 11 wherein the ground is one or more of the ground layers.
13. The system of claim 9 wherein the impedance matching terminal is a variable resistor.
14. The system of claim 9 wherein the impedance matching terminal includes at least one of a capacitor and an inductor.
15. The system of claim 9 wherein a signal traveling through the signal channel has a data rate of approximately 9 gigabits per second (Gbps) or greater.
P22916 - 18 -
16. The system of claim 9 wherein a length of the signal channel is approximately 9 inches or greater.
17. A process comprising:
providing a printed circuit board including a front side and a back
side, and having therein:
a plurality of conductive layers, each conductive layer including one or more signal channels, and
a stub extending from the front side to the back side, the stub being electrically coupled to at least one signal channel and
being designed to receive a signal from a component attached to the printed circuit board; and
coupling an impedance matching terminal to the stub and to a ground.
18 The process of claim 17, further comprising adjusting the impedance of the impedance matching terminal to optimize signal quality in the signal channels.
19. The process of claim 17 wherein the plurality of conductive layers includes alternating signal layers and ground layers separated from each
other by insulating layers.
P22916 - 19 -
0. The process of claim 19 wherein coupling the impedance matching terminal to a ground comprises coupling the impedance matching terminal to one or more of the ground layers.
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2008547292A JP4772876B2 (en) | 2005-12-21 | 2006-12-07 | Apparatus and method for impedance matching in a backplane signal channel |
CN200680043953XA CN101313635B (en) | 2005-12-21 | 2006-12-07 | Apparatus and method for impedance matching in a backplane signal channel |
EP06839283A EP1964454A1 (en) | 2005-12-21 | 2006-12-07 | Apparatus and method for impedance matching in a backplane signal channel |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/313,333 | 2005-12-21 | ||
US11/313,333 US7564694B2 (en) | 2005-12-21 | 2005-12-21 | Apparatus and method for impedance matching in a backplane signal channel |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2007075314A1 true WO2007075314A1 (en) | 2007-07-05 |
Family
ID=37909497
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2006/047145 WO2007075314A1 (en) | 2005-12-21 | 2006-12-07 | Apparatus and method for impedance matching in a backplane signal channel |
Country Status (6)
Country | Link |
---|---|
US (1) | US7564694B2 (en) |
EP (1) | EP1964454A1 (en) |
JP (1) | JP4772876B2 (en) |
KR (1) | KR100945962B1 (en) |
CN (1) | CN101313635B (en) |
WO (1) | WO2007075314A1 (en) |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
SG135065A1 (en) | 2006-02-20 | 2007-09-28 | Micron Technology Inc | Conductive vias having two or more elements for providing communication between traces in different substrate planes, semiconductor device assemblies including such vias, and accompanying methods |
CN101048034A (en) * | 2007-04-30 | 2007-10-03 | 华为技术有限公司 | Circuitboard interconnection system, connector component, circuit board and circuit board processing method |
CN103428986B (en) * | 2012-05-21 | 2016-10-05 | 联想(北京)有限公司 | Determine method, device and printed circuit board (PCB) and the electronic equipment of holding wire length |
US9955568B2 (en) * | 2014-01-24 | 2018-04-24 | Dell Products, Lp | Structure to dampen barrel resonance of unused portion of printed circuit board via |
US9921634B2 (en) * | 2015-06-17 | 2018-03-20 | Silergy Corp. | Method of communicating between phases of an AC power system |
CN104994687A (en) * | 2015-06-29 | 2015-10-21 | 浪潮电子信息产业股份有限公司 | Design method for improving impedance mismatch of differential routing |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB2238667A (en) * | 1989-10-27 | 1991-06-05 | Bicc Plc | An improved circuit board backplane |
US20030161196A1 (en) * | 2002-02-27 | 2003-08-28 | Park Myun-Joo | High-speed memory system |
US6708243B1 (en) * | 2000-11-28 | 2004-03-16 | Intel Corporation | Computer assembly with stub traces coupled to vias to add capacitance at the vias |
US6836810B1 (en) * | 2001-03-29 | 2004-12-28 | Fairchild Semiconductor Corporation | Backplane system using incident waveform switching |
Family Cites Families (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3394234A (en) * | 1965-01-08 | 1968-07-23 | Ampex | Transmission system for applying bias and record signals to a recording head |
US4308559A (en) * | 1979-05-14 | 1981-12-29 | Peter Schiff | Switching apparatus for closed circuit television monitoring systems |
US6728113B1 (en) * | 1993-06-24 | 2004-04-27 | Polychip, Inc. | Method and apparatus for non-conductively interconnecting integrated circuits |
WO1997029415A1 (en) * | 1996-02-09 | 1997-08-14 | Hitachi, Ltd. | Information processor and method of its component arrangement |
US6509807B1 (en) * | 1997-04-08 | 2003-01-21 | X2Y Attenuators, Llc | Energy conditioning circuit assembly |
US6466113B1 (en) * | 1999-01-22 | 2002-10-15 | Spectrian Corporation | Multi-layer RF printed circuit architecture with low-inductance interconnection and low thermal resistance for wide-lead power devices |
US6741095B2 (en) * | 2001-05-21 | 2004-05-25 | Aucid Corporation, Limited | Data transmission system, circuit and method |
US20030089522A1 (en) * | 2001-11-15 | 2003-05-15 | Xerox Corporation | Low impedance / high density connectivity of surface mount components on a printed wiring board |
US6941649B2 (en) * | 2002-02-05 | 2005-09-13 | Force10 Networks, Inc. | Method of fabricating a high-layer-count backplane |
US7134056B2 (en) * | 2002-06-04 | 2006-11-07 | Lucent Technologies Inc. | High-speed chip-to-chip communication interface with signal trace routing and phase offset detection |
US9015467B2 (en) * | 2002-12-05 | 2015-04-21 | Broadcom Corporation | Tagging mechanism for data path security processing |
KR20050072881A (en) * | 2004-01-07 | 2005-07-12 | 삼성전자주식회사 | Multi layer substrate with impedance matched via hole |
KR100689743B1 (en) * | 2004-10-01 | 2007-03-08 | 삼성전자주식회사 | Electro Static Discharge Protection and Input Impedance Matching Circuit for Low Noise Amplifier And Low Noise Amplifier |
US7501586B2 (en) * | 2004-10-29 | 2009-03-10 | Intel Corporation | Apparatus and method for improving printed circuit board signal layer transitions |
JP2007123744A (en) * | 2005-10-31 | 2007-05-17 | Sony Corp | Optical transmitter and receiver module |
JP4834385B2 (en) * | 2005-11-22 | 2011-12-14 | 株式会社日立製作所 | Printed circuit board and electronic device |
-
2005
- 2005-12-21 US US11/313,333 patent/US7564694B2/en active Active
-
2006
- 2006-12-07 KR KR1020087014821A patent/KR100945962B1/en active IP Right Grant
- 2006-12-07 WO PCT/US2006/047145 patent/WO2007075314A1/en active Application Filing
- 2006-12-07 JP JP2008547292A patent/JP4772876B2/en not_active Expired - Fee Related
- 2006-12-07 EP EP06839283A patent/EP1964454A1/en not_active Withdrawn
- 2006-12-07 CN CN200680043953XA patent/CN101313635B/en active Active
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB2238667A (en) * | 1989-10-27 | 1991-06-05 | Bicc Plc | An improved circuit board backplane |
US6708243B1 (en) * | 2000-11-28 | 2004-03-16 | Intel Corporation | Computer assembly with stub traces coupled to vias to add capacitance at the vias |
US6836810B1 (en) * | 2001-03-29 | 2004-12-28 | Fairchild Semiconductor Corporation | Backplane system using incident waveform switching |
US20030161196A1 (en) * | 2002-02-27 | 2003-08-28 | Park Myun-Joo | High-speed memory system |
Also Published As
Publication number | Publication date |
---|---|
KR100945962B1 (en) | 2010-03-09 |
EP1964454A1 (en) | 2008-09-03 |
JP2009520446A (en) | 2009-05-21 |
JP4772876B2 (en) | 2011-09-14 |
CN101313635B (en) | 2010-08-11 |
US7564694B2 (en) | 2009-07-21 |
KR20080075885A (en) | 2008-08-19 |
CN101313635A (en) | 2008-11-26 |
US20070139063A1 (en) | 2007-06-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP1779472B1 (en) | Electrical connector incorporating passive circuit elements | |
US11336060B2 (en) | Electrical connector having thick film layers | |
US7200010B2 (en) | Impedance qualization module | |
TWI847482B (en) | Electrical cable connector | |
US7564694B2 (en) | Apparatus and method for impedance matching in a backplane signal channel | |
US8734185B2 (en) | Electrical connector incorporating circuit elements | |
US7663890B2 (en) | Printed circuit boards for use in optical transceivers | |
US5037332A (en) | Intermodule electrical coupling | |
US8591257B2 (en) | Electrical connector having impedance matched intermediate connection points | |
CA2863890A1 (en) | High speed communication jack | |
JP2007519211A (en) | Improved electrical signal transmission system | |
WO2010011255A1 (en) | Electrical connector having variable length mounting contacts | |
US6024587A (en) | High speed circuit interconnection apparatus | |
EP2939312A1 (en) | Electrical connector including electrical circuit elements | |
US7276986B2 (en) | Method and apparatus for improving signal integrity in a high speed flex cable | |
US8866563B1 (en) | Connector based compensation of via stub effects | |
US11882655B2 (en) | Surface mount pads for next generation speeds | |
US11477890B2 (en) | Plated pads and leads for surface mount technology connections | |
CN113811959A (en) | Flexible cable jumper and method of manufacturing the same | |
US6819569B1 (en) | Impedance equalization module | |
JP2008041655A (en) | Multipolar plug-in connector | |
Chandrasekar et al. | AC coupled connectors | |
JP2871781B2 (en) | Connector device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WWE | Wipo information: entry into national phase |
Ref document number: 200680043953.X Country of ref document: CN |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
WWE | Wipo information: entry into national phase |
Ref document number: 2006839283 Country of ref document: EP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 1020087014821 Country of ref document: KR |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2008547292 Country of ref document: JP |
|
NENP | Non-entry into the national phase |
Ref country code: DE |