New! View global litigation for patent families

WO2006138583A3 - Sequential scan test of interface between ic modules that operate at different frequencies - Google Patents

Sequential scan test of interface between ic modules that operate at different frequencies

Info

Publication number
WO2006138583A3
WO2006138583A3 PCT/US2006/023516 US2006023516W WO2006138583A3 WO 2006138583 A3 WO2006138583 A3 WO 2006138583A3 US 2006023516 W US2006023516 W US 2006023516W WO 2006138583 A3 WO2006138583 A3 WO 2006138583A3
Authority
WO
Grant status
Application
Patent type
Prior art keywords
modules
interface
frequencies
speed
sequential
Prior art date
Application number
PCT/US2006/023516
Other languages
French (fr)
Other versions
WO2006138583A2 (en )
Inventor
Naga Satya Srikanth Puvvada
Nikila Krishnamoorthy
Sandeep Jain
Jais Abraham
Original Assignee
Texas Instruments Inc
Naga Satya Srikanth Puvvada
Nikila Krishnamoorthy
Sandeep Jain
Jais Abraham
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date

Links

Classifications

    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317Testing of digital circuits
    • G01R31/3181Functional testing
    • G01R31/3185Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318533Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
    • G01R31/318541Scan latches or cell details
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317Testing of digital circuits
    • G01R31/3181Functional testing
    • G01R31/3185Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318533Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
    • G01R31/318544Scanning methods, algorithms and patterns
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317Testing of digital circuits
    • G01R31/3181Functional testing
    • G01R31/3185Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318533Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
    • G01R31/318558Addressing or selecting of subparts of the device under test
    • G01R31/318563Multiple simultaneous testing of subparts
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317Testing of digital circuits
    • G01R31/3181Functional testing
    • G01R31/3185Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318533Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
    • G01R31/318594Timing aspects

Abstract

Integrated circuit modules (160, 180) designed to operate at different frequencies in functional (normal) mode are tested using a sequential scan based technique at the respective frequencies. In one embodiment, the interface logic (170) connecting the two modules is tested for at-speed performance (i.e., the same speed at which the interface would be operated in functional mode during normal operation).
PCT/US2006/023516 2005-05-02 2006-06-15 Sequential scan test of interface between ic modules that operate at different frequencies WO2006138583A3 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
US11/160,235 2005-06-15
US11160235 US7421634B2 (en) 2005-05-02 2005-06-15 Sequential scan based techniques to test interface between modules designed to operate at different frequencies

Publications (2)

Publication Number Publication Date
WO2006138583A2 true WO2006138583A2 (en) 2006-12-28
WO2006138583A3 true true WO2006138583A3 (en) 2008-07-31

Family

ID=37571213

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2006/023516 WO2006138583A3 (en) 2005-05-02 2006-06-15 Sequential scan test of interface between ic modules that operate at different frequencies

Country Status (1)

Country Link
WO (1) WO2006138583A3 (en)

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4503386A (en) * 1982-04-20 1985-03-05 International Business Machines Corporation Chip partitioning aid (CPA)-A structure for test pattern generation for large logic networks
US20050102592A1 (en) * 2001-08-17 2005-05-12 Credence Systems Corporation Circuit testing with ring-connected test instrument modules

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4503386A (en) * 1982-04-20 1985-03-05 International Business Machines Corporation Chip partitioning aid (CPA)-A structure for test pattern generation for large logic networks
US20050102592A1 (en) * 2001-08-17 2005-05-12 Credence Systems Corporation Circuit testing with ring-connected test instrument modules

Also Published As

Publication number Publication date Type
WO2006138583A2 (en) 2006-12-28 application

Similar Documents

Publication Publication Date Title
US7134061B2 (en) At-speed ATPG testing and apparatus for SoC designs having multiple clock domain using a VLCT test platform
US7313739B2 (en) Method and apparatus for testing embedded cores
Wang et al. VirtualScan: A new compressed scan technology for test cost reduction
US20130285739A1 (en) Methods, apparatus and system to support large-scale micro- systems including embedded and distributed power supply, thermal regulation, multi-distributedsensors and electrical signal propagation
US7456643B2 (en) Methods for multi-modal wafer testing using edge-extended wafer translator
US20030131327A1 (en) Hierarchical test circuit structure for chips with multiple circuit blocks
US6990618B1 (en) Boundary scan register for differential chip core
US6446230B1 (en) Mechanism for enabling compliance with the IEEE standard 1149.1 for boundary-scan designs and tests
Moore et al. High throughput non-contact SiP testing
US7322000B2 (en) Methods and apparatus for extending semiconductor chip testing with boundary scan registers
US7949916B1 (en) Scan chain circuitry for delay fault testing of logic circuits
US6694463B2 (en) Input/output continuity test mode circuit
US20080282110A1 (en) Scan clock architecture supporting slow speed scan, at speed scan, and logic bist
US7269772B1 (en) Method and apparatus for built-in self-test (BIST) of integrated circuit device
Wohl et al. Fully X-tolerant combinational scan compression
US20110296265A1 (en) System for testing integrated circuit with asynchronous clock domains
US6806731B2 (en) Semiconductor integrated circuit device and fault-detecting method of a semiconductor integrated circuit device
WO2007000799A1 (en) Contactor, contact structure with the contactor, probe card, testing device, contact structure producing method, and contact structure producing apparatus
US8055965B2 (en) Semiconductor integrated circuit and method of testing the same
US6061284A (en) Core test control
US6963212B2 (en) Self-testing input/output pad
US20120331362A1 (en) Integrated circuit comprising scan test circuitry with controllable number of capture pulses
US7457998B1 (en) Scan register and methods of using the same
US20080222470A1 (en) Scan test circuit, semiconductor integrated circuit and scan enable signal time control circuit
US7346820B2 (en) Testing of data retention latches in circuit devices

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application
NENP Non-entry into the national phase in:

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 06773362

Country of ref document: EP

Kind code of ref document: A2