WO2006130516A1 - Pixel with symmetrical field effect transistor placement - Google Patents

Pixel with symmetrical field effect transistor placement Download PDF

Info

Publication number
WO2006130516A1
WO2006130516A1 PCT/US2006/020584 US2006020584W WO2006130516A1 WO 2006130516 A1 WO2006130516 A1 WO 2006130516A1 US 2006020584 W US2006020584 W US 2006020584W WO 2006130516 A1 WO2006130516 A1 WO 2006130516A1
Authority
WO
WIPO (PCT)
Prior art keywords
image sensor
photodetectors
photodiodes
fets
same
Prior art date
Application number
PCT/US2006/020584
Other languages
French (fr)
Inventor
Robert Michael Guidash
Timothy Joseph Kenney
Original Assignee
Eastman Kodak Company
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Family has litigation
First worldwide family litigation filed litigation Critical https://patents.darts-ip.com/?family=36992552&utm_source=google_patent&utm_medium=platform_link&utm_campaign=public_patent_search&patent=WO2006130516(A1) "Global patent litigation dataset” by Darts-ip is licensed under a Creative Commons Attribution 4.0 International License.
Application filed by Eastman Kodak Company filed Critical Eastman Kodak Company
Priority to EP20060760458 priority Critical patent/EP1894245A1/en
Priority to JP2008514726A priority patent/JP2008546199A/en
Priority to KR1020077027908A priority patent/KR101320784B1/en
Priority to CN2006800191229A priority patent/CN101185166B/en
Publication of WO2006130516A1 publication Critical patent/WO2006130516A1/en

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
    • H01L27/144—Devices controlled by radiation
    • H01L27/146—Imager structures
    • H01L27/14643—Photodiode arrays; MOS imagers
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N25/00—Circuitry of solid-state image sensors [SSIS]; Control thereof
    • H04N25/70—SSIS architectures; Circuits associated therewith
    • H04N25/76—Addressed sensors, e.g. MOS or CMOS sensors
    • H04N25/77—Pixel circuitry, e.g. memories, A/D converters, pixel amplifiers, shared circuits or shared components
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
    • H01L27/144—Devices controlled by radiation
    • H01L27/146—Imager structures
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
    • H01L27/144—Devices controlled by radiation
    • H01L27/146—Imager structures
    • H01L27/14601—Structural or functional details thereof
    • H01L27/14603—Special geometry or disposition of pixel-elements, address-lines or gate-electrodes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
    • H01L27/144—Devices controlled by radiation
    • H01L27/146—Imager structures
    • H01L27/14601—Structural or functional details thereof
    • H01L27/14609—Pixel-elements with integrated switching, control, storage or amplification elements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
    • H01L27/144—Devices controlled by radiation
    • H01L27/146—Imager structures
    • H01L27/14601—Structural or functional details thereof
    • H01L27/14641—Electronic components shared by two or more pixel-elements, e.g. one amplifier shared by two pixel elements

Definitions

  • the invention relates generally to the field of CMOS image sensors having a plurality of photodiodes sharing an amplifier, and more particularly, to such CMOS image sensors having the Field Effect Transistors (FETs) positioned a substantially identical distance from each photodiode in the "unit cell" of the image sensor.
  • FETs Field Effect Transistors
  • FIG. 2 there is shown a schematic of a typical prior art image sensor having four photodiodes PDl, PD2, PD3 and PD4 shared by an amplifier, the source follower SF. Similar to Fig. 1, the operation of Fig. 2 includes the photodiodes PDl, PD2, PD3 and PD4 transferring their charge to their respective floating diffusions FDl, FD2, FD3 and FD4 via their respective transfer gates TGl, TG2, TG3 and TG4.
  • FIGs. 3 and 4 there are respectively shown top views of Figs. 1 and 2.
  • the image sensor includes the plurality of photodiodes and their associated Field Effect Transistors (FETs) placed asymmetrically within the image sensor unit cell and at various distances from the photodiodes.
  • the FETs function to provide various functions for the image sensor such as amplification, reset and row selection.
  • the design of Figs. 1 and 2 maximizes the optical fill factor, but it can also have optical gain fixed pattern noise due to optical and electrostatic asymmetry of the regions surrounding each photodiode.
  • the prior art image sensor is satisfactory, it includes drawbacks such as optical gain fixed pattern noise. Therefore, a need exists for reducing this optical gain fixed noise pattern while maximizing optical fill factor.
  • the present invention is directed to overcoming one or more of the problems set forth above.
  • the invention resides in an image sensor including a plurality of photodetectors arranged in an array; and a plurality of FETs that are functionally shared by the photodetectors, wherein a distance of each photodetector to an adjacent FET is substantially the same.
  • the present invention provides the advantage of reducing the gain fixed noise in shared amplifier pixels.
  • Fig. 1 is a schematic diagram of a prior art image sensor illustrating two photodiodes sharing an amplifier and the location of FETs;
  • Fig. 2 is a schematic diagram of a prior art image sensor illustrating four photodiodes sharing an amplifier and the location of FETs;
  • Fig. 3 is a top view of Fig. 1;
  • Fig. 4 is a top view of Fig. 2;
  • Fig. 5 is a schematic diagram of the image sensor of the present invention illustrating two photodiodes sharing an amplifier;
  • Fig. 6 is a schematic diagram of the image sensor of the present invention illustrating four photodiodes sharing an amplifier
  • Fig. 7 is a top view of Fig. 5 illustrating the location of FETs
  • Fig. 8 is a top view of Fig. 6 illustrating the location of the FETs
  • Fig. 9 is a side view of a digital camera of the present invention having the layout of Fig. 6.
  • FIG. 5 there is shown a schematic diagram of the image sensor 10 of the present invention having two photodetectors, preferably photodiodes (PDl and PD2) 20 and 30 that each accumulate charge in response to incident light.
  • Two transfer gates (TGl and TG2) 40 and 50 are respectively electrically connected to each photodiode 20 and 30, and the transfer gates 40 and 50 are pulsed sequentially with a voltage for transferring the charge from the photodiode to its associated floating diffusion, which converts the charge to a voltage signal.
  • a reset transistor (RG) 60 sets the voltage of each floating diffusion (n+) 70 and 80 to a reference voltage prior to transferring the charge from the photodiodes 20 and 30 to the floating diffusions 70 and 80.
  • a source follower transistor (SF) 90 or amplifier, is shared by each floating diffusion 70 and 80 for amplifying the voltage signal for output to a column bus 110.
  • a row select signal line (RSEL) 100 selects the row for output to the column bus 110. It is noted for clarity that the transfer gates 40 and 50 are pulsed sequentially at different times so that charge from one photodiode 20 is transferred to its associated floating diffusion 70 for output to the column bus 110 via the amplifier 90 prior to transferring the charge from the other photodiode 30 for creating distinct signals for each photodiode.
  • FIG. 7 there is shown a top view of Fig. 5 having a plurality of photodiodes (PD) arranged in a 2 x 2 array.
  • This group of four photodiodes and associated FETs constitute the pixel array unit cell.
  • a typical image sensor 10 of the present invention includes various size megapixel image sensors with each pixel having a photodiode.
  • the Field Effect Transistors (FETs) referred to herein are the reset transistor 60 and source follower transistor 90. These FETs are designed and physically located within the unit cell to provide symmetry with respect to their proximity to each of the four photodetectors.
  • the FETs are placed so that the voltage applied to each transistor is preferably the same or substantially the same with respect to the electrostatic potential in the proximity of each of the photodetectors. Still further, it is noted that the FETs are functionally shared by the photodetectors (PD).
  • the present invention described herein provides a way to reduce the optical gain fixed pattern noise in shared amplifier pixels. Since placement of the FETs in the pixels produces p-n junctions, and these are biased to positive potentials, the FET junctions can act as weak photodetectors and collect photogenerated electrons. This is especially true in the absence of a heavy p-well around the FETs.
  • the FETs By placing the FETs in a manner such that distance from a FET to an adjacent photodetector in the shared group or unit cell of photodetectors is identical or symmetrical (or substantially identical or substantially symmetrical) for each of the photodetectors in the unit cell, the effective quantum efficiency of all photodetectors in the unit cell will be the same or substantially similar.
  • Fig. 7 shows the design of the present invention where the FETs are placed in a manner that each photodetector in the unit cell has a FET located next to it in a physically identical manner.
  • each photodetector includes a substantially uniform pitch therebetween, and the transistors are placed in a substantially uniform pitch in an area surrounding the photodetectors.
  • Fig. 8 there is shown a top view of Fig. 6 having a plurality of photodiodes (PD) arranged in a 2 x 4 array. This group of eight photodiodes and associated FETs constitute the pixel array unit cell. Again, for clarity of understanding, only eight photodiodes are shown, although a typical image sensor 10 of the present invention includes various size megapixel image sensors with each pixel having a photodiode.
  • FETs referred to herein are the reset transistor 60 and source follower transistor 90 and operate as described hereinabove.
  • Fig. 8 shows the design of the present invention where the FETs are placed in a manner that each photodetector (PD) in the unit cell has a FET located next to it in a physically identical manner.

Abstract

An image sensor includes a plurality of photodetectors (20; 30) arranged in an array,- and a plurality of transistors (60; 90) that are functionally shared by the photodetectors, wherein a distance of each photodetector to an adjacent transistor is substantially the same.

Description

PIXEL WITH SYMMETRICAL FIELD EFFECT TRANSISTOR
PLACEMENT
FIELD OF THE INVENTION The invention relates generally to the field of CMOS image sensors having a plurality of photodiodes sharing an amplifier, and more particularly, to such CMOS image sensors having the Field Effect Transistors (FETs) positioned a substantially identical distance from each photodiode in the "unit cell" of the image sensor.
BACKGROUND OF THE INVENTION Referring to Fig. 1, there is shown a schematic diagram of two photodiodes sharing an amplifier, the source follower transistor SF. The photodiodes transfer their charge to their respective floating diffusions FDl and FD2 via their respective transfer gates TGl and TG2.
Referring to Fig. 2, there is shown a schematic of a typical prior art image sensor having four photodiodes PDl, PD2, PD3 and PD4 shared by an amplifier, the source follower SF. Similar to Fig. 1, the operation of Fig. 2 includes the photodiodes PDl, PD2, PD3 and PD4 transferring their charge to their respective floating diffusions FDl, FD2, FD3 and FD4 via their respective transfer gates TGl, TG2, TG3 and TG4.
Referring to Figs. 3 and 4, there are respectively shown top views of Figs. 1 and 2. The image sensor includes the plurality of photodiodes and their associated Field Effect Transistors (FETs) placed asymmetrically within the image sensor unit cell and at various distances from the photodiodes. The FETs function to provide various functions for the image sensor such as amplification, reset and row selection. The design of Figs. 1 and 2 maximizes the optical fill factor, but it can also have optical gain fixed pattern noise due to optical and electrostatic asymmetry of the regions surrounding each photodiode. Although the prior art image sensor is satisfactory, it includes drawbacks such as optical gain fixed pattern noise. Therefore, a need exists for reducing this optical gain fixed noise pattern while maximizing optical fill factor. SUMMARY OF THE INVENTION
The present invention is directed to overcoming one or more of the problems set forth above. Briefly summarized, according to one aspect of the present invention, the invention resides in an image sensor including a plurality of photodetectors arranged in an array; and a plurality of FETs that are functionally shared by the photodetectors, wherein a distance of each photodetector to an adjacent FET is substantially the same.
The above and other objects of the present invention will become more apparent when taken in conjunction with the following description and drawings wherein identical reference numerals have been used, where possible, to designate identical elements that are common to the figures.
Advantageous Effect Of The Invention The present invention provides the advantage of reducing the gain fixed noise in shared amplifier pixels.
BRIEF DESCRIPTION OF THE DRAWINGS
Fig. 1 is a schematic diagram of a prior art image sensor illustrating two photodiodes sharing an amplifier and the location of FETs;
Fig. 2 is a schematic diagram of a prior art image sensor illustrating four photodiodes sharing an amplifier and the location of FETs; Fig. 3 is a top view of Fig. 1; Fig. 4 is a top view of Fig. 2; Fig. 5 is a schematic diagram of the image sensor of the present invention illustrating two photodiodes sharing an amplifier;
Fig. 6 is a schematic diagram of the image sensor of the present invention illustrating four photodiodes sharing an amplifier;
Fig. 7 is a top view of Fig. 5 illustrating the location of FETs; Fig. 8 is a top view of Fig. 6 illustrating the location of the FETs; and Fig. 9 is a side view of a digital camera of the present invention having the layout of Fig. 6.
DETAILED DESCRIPTION OF THE INVENTION In the following description, the present invention will be described in the preferred embodiment as a software program. Those skilled in the art will readily recognize that the equivalent of such software may also be constructed in hardware.
Referring to Fig. 5, there is shown a schematic diagram of the image sensor 10 of the present invention having two photodetectors, preferably photodiodes (PDl and PD2) 20 and 30 that each accumulate charge in response to incident light. Two transfer gates (TGl and TG2) 40 and 50 are respectively electrically connected to each photodiode 20 and 30, and the transfer gates 40 and 50 are pulsed sequentially with a voltage for transferring the charge from the photodiode to its associated floating diffusion, which converts the charge to a voltage signal. A reset transistor (RG) 60 sets the voltage of each floating diffusion (n+) 70 and 80 to a reference voltage prior to transferring the charge from the photodiodes 20 and 30 to the floating diffusions 70 and 80.
A source follower transistor (SF) 90, or amplifier, is shared by each floating diffusion 70 and 80 for amplifying the voltage signal for output to a column bus 110. A row select signal line (RSEL) 100 selects the row for output to the column bus 110. It is noted for clarity that the transfer gates 40 and 50 are pulsed sequentially at different times so that charge from one photodiode 20 is transferred to its associated floating diffusion 70 for output to the column bus 110 via the amplifier 90 prior to transferring the charge from the other photodiode 30 for creating distinct signals for each photodiode.
Referring to Fig. 6, there is shown an alternative embodiment of Fig. 5 having four photodiodes (additional photodiodes 25 and 35) sharing the amplifier 90. This embodiment functions the same as Fig. 5 with the four transfer gates 40, 45, 50 and 55 (note additional transfer gates 45 and 55) being pulsed sequentially in time for transferring charge to is respective floating diffusion 70, 75, 80 and $5 (note additional floating diffusions 75 and 85). The floating diffusions 70, 75, 80 and 85 convert the charge to a voltage and it is amplified by the source follower transistor 90 for output to the column bus 110.
Referring to Fig. 7, there is shown a top view of Fig. 5 having a plurality of photodiodes (PD) arranged in a 2 x 2 array. This group of four photodiodes and associated FETs constitute the pixel array unit cell. For clarity of understanding, only four photodiodes are shown, although a typical image sensor 10 of the present invention includes various size megapixel image sensors with each pixel having a photodiode. It is also noted that the Field Effect Transistors (FETs) referred to herein are the reset transistor 60 and source follower transistor 90. These FETs are designed and physically located within the unit cell to provide symmetry with respect to their proximity to each of the four photodetectors. Additionally, the FETs are placed so that the voltage applied to each transistor is preferably the same or substantially the same with respect to the electrostatic potential in the proximity of each of the photodetectors. Still further, it is noted that the FETs are functionally shared by the photodetectors (PD).
The present invention described herein provides a way to reduce the optical gain fixed pattern noise in shared amplifier pixels. Since placement of the FETs in the pixels produces p-n junctions, and these are biased to positive potentials, the FET junctions can act as weak photodetectors and collect photogenerated electrons. This is especially true in the absence of a heavy p-well around the FETs. By placing the FETs in a manner such that distance from a FET to an adjacent photodetector in the shared group or unit cell of photodetectors is identical or symmetrical (or substantially identical or substantially symmetrical) for each of the photodetectors in the unit cell, the effective quantum efficiency of all photodetectors in the unit cell will be the same or substantially similar. Fig. 7 shows the design of the present invention where the FETs are placed in a manner that each photodetector in the unit cell has a FET located next to it in a physically identical manner.
Stated differently, each photodetector includes a substantially uniform pitch therebetween, and the transistors are placed in a substantially uniform pitch in an area surrounding the photodetectors. Referring to Fig. 8, there is shown a top view of Fig. 6 having a plurality of photodiodes (PD) arranged in a 2 x 4 array. This group of eight photodiodes and associated FETs constitute the pixel array unit cell. Again, for clarity of understanding, only eight photodiodes are shown, although a typical image sensor 10 of the present invention includes various size megapixel image sensors with each pixel having a photodiode. As above, FETs referred to herein are the reset transistor 60 and source follower transistor 90 and operate as described hereinabove. Fig. 8 shows the design of the present invention where the FETs are placed in a manner that each photodetector (PD) in the unit cell has a FET located next to it in a physically identical manner.
Referring to Fig. 9, there is shown a side view of a digital camera 120 having the image sensor 10 disposed therein for illustrating a typical commercial embodiment to which the ordinary consumer is accustomed.
PARTS LIST
10 image sensor
20 photodiode
25 photodiode
30 photodiode
35 photodiode
40 transfer gate
45 transfer gate
50 transfer gate
55 transfer gate
60 reset transistor
70 floating diffusion
75 floating diffusion
80 floating diffusion
85 floating diffusion
90 source follower transistor or amplifier
100 row select signal line
110 column bus
120 digital camera

Claims

CLAIMS:
1. An image sensor comprising:
(a) a plurality of photodetectors arranged in an array;
(b) a plurality of transistors that are functionally shared by the photodetectors, wherein a distance of each photodetector to an adjacent transistor is substantially the same.
2. The image sensor as in claim 1 , wherein the distance of each photodetector to a plurality of functionally shared transistors is substantially the same.
3. The image sensor as in claim 1, wherein a potential applied to each transistor is substantially the same.
4. The image sensor as in claim 2, wherein a potential applied to each transistor is substantially the same.
5. The image sensor as in claim 1, wherein each photodetector includes a substantially uniform pitch therebetween, and the transistors are placed in a substantially uniform pitch in an area surrounding the photodetectors.
6. A digital camera comprising: an image sensor comprising:
(a) a plurality of photodetectors arranged in an array; (b) a plurality of transistors that are functionally shared by the photodetectors, wherein a distance of each photodetector to an adjacent transistor is substantially the same.
7. The digital camera as in claim 6, wherein the distance of each photodetector to a plurality of functionally shared transistors is substantially the same.
8. The digital camera as in claim 6, wherein a potential applied to each transistor is substantially the same.
9. The digital camera as in claim 7, wherein a potential applied to each transistor is substantially the same.
10. The digital camera as in claim 6, wherein each photodetector includes a substantially uniform pitch therebetween, and the transistors are placed in a substantially uniform pitch in an area surrounding the photodetectors.
PCT/US2006/020584 2005-06-01 2006-05-26 Pixel with symmetrical field effect transistor placement WO2006130516A1 (en)

Priority Applications (4)

Application Number Priority Date Filing Date Title
EP20060760458 EP1894245A1 (en) 2005-06-01 2006-05-26 Pixel with symmetrical field effect transistor placement
JP2008514726A JP2008546199A (en) 2005-06-01 2006-05-26 Pixel having field effect transistors arranged symmetrically
KR1020077027908A KR101320784B1 (en) 2005-06-01 2006-05-26 Pixel with symmetrical field effect transistor placement
CN2006800191229A CN101185166B (en) 2005-06-01 2006-05-26 Pixel with symmetrical field effect transistor placement

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US68610305P 2005-06-01 2005-06-01
US60/686,103 2005-06-01
US11/432,573 US7342213B2 (en) 2005-06-01 2006-05-11 CMOS APS shared amplifier pixel with symmetrical field effect transistor placement
US11/432,573 2006-05-11

Publications (1)

Publication Number Publication Date
WO2006130516A1 true WO2006130516A1 (en) 2006-12-07

Family

ID=36992552

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2006/020584 WO2006130516A1 (en) 2005-06-01 2006-05-26 Pixel with symmetrical field effect transistor placement

Country Status (7)

Country Link
US (1) US7342213B2 (en)
EP (1) EP1894245A1 (en)
JP (1) JP2008546199A (en)
KR (1) KR101320784B1 (en)
CN (1) CN101185166B (en)
TW (1) TWI385793B (en)
WO (1) WO2006130516A1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP2393117A1 (en) * 2008-10-22 2011-12-07 Sony Corporation Solid state image sensor, imaging apparatus, and electronic device

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7960768B2 (en) * 2008-01-17 2011-06-14 Aptina Imaging Corporation 3D backside illuminated image sensor with multiplexed pixel structure
JP5029624B2 (en) * 2009-01-15 2012-09-19 ソニー株式会社 Solid-state imaging device and electronic apparatus
FR2955701A1 (en) * 2010-01-28 2011-07-29 St Microelectronics Sa COMPACT IMAGE SENSOR STRUCTURE
JP5377549B2 (en) * 2011-03-03 2013-12-25 株式会社東芝 Solid-state imaging device

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0708555A2 (en) * 1994-10-19 1996-04-24 Canon Kabushiki Kaisha Photoelectric conversion apparatus
JP2000059697A (en) * 1998-08-05 2000-02-25 Canon Inc Image pickup device and image pickup system using it
US6423994B1 (en) * 1997-02-28 2002-07-23 Eastman Kodak Company Active pixel sensor with inter-pixel function sharing
US6734906B1 (en) * 1998-09-02 2004-05-11 Canon Kabushiki Kaisha Image pickup apparatus with photoelectric conversion portions arranged two dimensionally
US6956605B1 (en) * 1998-08-05 2005-10-18 Canon Kabushiki Kaisha Image pickup apparatus

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6466266B1 (en) * 1998-07-28 2002-10-15 Eastman Kodak Company Active pixel sensor with shared row timing signals
JP3559714B2 (en) * 1998-09-02 2004-09-02 キヤノン株式会社 Imaging device and imaging system using the same
US6657665B1 (en) * 1998-12-31 2003-12-02 Eastman Kodak Company Active Pixel Sensor with wired floating diffusions and shared amplifier
JP3585219B2 (en) * 2000-08-25 2004-11-04 キヤノン株式会社 Solid-state imaging device and imaging system
JP3792628B2 (en) * 2002-09-02 2006-07-05 富士通株式会社 Solid-state imaging device and image reading method
JP4298276B2 (en) * 2002-12-03 2009-07-15 キヤノン株式会社 Photoelectric conversion device
JP3746769B2 (en) * 2003-02-24 2006-02-15 新光電子株式会社 Dimension measurement device for articles
JP4553612B2 (en) * 2004-03-18 2010-09-29 ルネサスエレクトロニクス株式会社 Image pickup device and image pickup apparatus including the same
JP4230406B2 (en) * 2004-04-27 2009-02-25 富士通マイクロエレクトロニクス株式会社 Solid-state imaging device
US7830437B2 (en) * 2005-05-11 2010-11-09 Aptina Imaging Corp. High fill factor multi-way shared pixel

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0708555A2 (en) * 1994-10-19 1996-04-24 Canon Kabushiki Kaisha Photoelectric conversion apparatus
US6423994B1 (en) * 1997-02-28 2002-07-23 Eastman Kodak Company Active pixel sensor with inter-pixel function sharing
JP2000059697A (en) * 1998-08-05 2000-02-25 Canon Inc Image pickup device and image pickup system using it
US6956605B1 (en) * 1998-08-05 2005-10-18 Canon Kabushiki Kaisha Image pickup apparatus
US6734906B1 (en) * 1998-09-02 2004-05-11 Canon Kabushiki Kaisha Image pickup apparatus with photoelectric conversion portions arranged two dimensionally

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
PATENT ABSTRACTS OF JAPAN vol. 2000, no. 05 14 September 2000 (2000-09-14) *

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP2393117A1 (en) * 2008-10-22 2011-12-07 Sony Corporation Solid state image sensor, imaging apparatus, and electronic device
US8570412B2 (en) 2008-10-22 2013-10-29 Sony Corporation Solid state image sensor, method for driving a solid state image sensor, imaging apparatus, and electronic device

Also Published As

Publication number Publication date
KR20080009737A (en) 2008-01-29
EP1894245A1 (en) 2008-03-05
CN101185166B (en) 2011-04-27
KR101320784B1 (en) 2013-10-22
TW200703633A (en) 2007-01-16
US7342213B2 (en) 2008-03-11
CN101185166A (en) 2008-05-21
US20060273241A1 (en) 2006-12-07
JP2008546199A (en) 2008-12-18
TWI385793B (en) 2013-02-11

Similar Documents

Publication Publication Date Title
US11322535B2 (en) Solid-state imaging device and camera
KR101425218B1 (en) Solid-state imaging apparatus and camera
US7214920B2 (en) Pixel with spatially varying metal route positions
JP5558801B2 (en) Solid-state imaging device
KR100820520B1 (en) Solid state imaging apparatus
JP5036709B2 (en) Pixels sharing an amplifier of a CMOS active pixel sensor
US10854649B2 (en) Image sensor including unit pixel block having common selection transistor
US7342213B2 (en) CMOS APS shared amplifier pixel with symmetrical field effect transistor placement
JP5440056B2 (en) Solid-state image sensor
JP4851164B2 (en) Amplification type solid-state imaging device
CN109887947B (en) Image sensor with compact design layout
KR20000011819A (en) Solid-state image sensing device
KR20010018318A (en) Solid state image sensing device

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 200680019122.9

Country of ref document: CN

121 Ep: the epo has been informed by wipo that ep was designated in this application
ENP Entry into the national phase

Ref document number: 2008514726

Country of ref document: JP

Kind code of ref document: A

WWE Wipo information: entry into national phase

Ref document number: 1020077027908

Country of ref document: KR

NENP Non-entry into the national phase

Ref country code: DE

WWE Wipo information: entry into national phase

Ref document number: 2006760458

Country of ref document: EP