WO2006081096A8 - Digital transmit phase trimming - Google Patents

Digital transmit phase trimming

Info

Publication number
WO2006081096A8
WO2006081096A8 PCT/US2006/001592 US2006001592W WO2006081096A8 WO 2006081096 A8 WO2006081096 A8 WO 2006081096A8 US 2006001592 W US2006001592 W US 2006001592W WO 2006081096 A8 WO2006081096 A8 WO 2006081096A8
Authority
WO
Grant status
Application
Patent type
Prior art keywords
data
signal
clock
accordance
timing
Prior art date
Application number
PCT/US2006/001592
Other languages
French (fr)
Other versions
WO2006081096A2 (en )
WO2006081096A3 (en )
Inventor
William J Dally
Original Assignee
Rambus Inc
William J Dally
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04JMULTIPLEX COMMUNICATION
    • H04J3/00Time-division multiplex systems
    • H04J3/02Details
    • H04J3/06Synchronising arrangements
    • H04J3/0635Clock or time synchronisation in a network
    • H04J3/0685Clock or time synchronisation in a node; Intranode synchronisation
    • HELECTRICITY
    • H03BASIC ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M9/00Parallel/series conversion or vice versa
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00Arrangements for synchronising receiver with transmitter
    • H04L7/0016Arrangements for synchronising receiver with transmitter correction of synchronization errors
    • H04L7/0033Correction by delay
    • H04L7/0037Delay of clock signal

Abstract

A circuit has a phase adjustment circuit to generate an adjusted clock signal by adjusting a first clock signal in accordance with a control signal. A multiplexer receives input data signals on a plurality of first data lines and outputs onto at least one second data line output data signals in accordance with a plurality of second clock signals. A timing measurement circuit determines at least one timing parameter of at least one output data signal on at least the one second data line and generates the control signal in accordance with a deviation of at least the one timing parameter from a desired value.
PCT/US2006/001592 2005-01-27 2006-01-13 Digital transmit phase trimming WO2006081096A8 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
US11046451 US7627069B2 (en) 2005-01-27 2005-01-27 Digital transmit phase trimming
US11/046,451 2005-01-27

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
EP20060718643 EP1844553B1 (en) 2005-01-27 2006-01-13 Digital transmit phase trimming

Publications (3)

Publication Number Publication Date
WO2006081096A2 true WO2006081096A2 (en) 2006-08-03
WO2006081096A3 true WO2006081096A3 (en) 2007-04-19
WO2006081096A8 true true WO2006081096A8 (en) 2007-08-30

Family

ID=36696758

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2006/001592 WO2006081096A8 (en) 2005-01-27 2006-01-13 Digital transmit phase trimming

Country Status (3)

Country Link
US (2) US7627069B2 (en)
EP (1) EP1844553B1 (en)
WO (1) WO2006081096A8 (en)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2007027833A3 (en) * 2005-09-02 2010-09-02 Cypress Semiconductor Corp. Circuit, system and multiplexing signals with reduced jitter
US9209912B2 (en) * 2009-11-18 2015-12-08 Silicon Laboratories Inc. Circuit devices and methods for re-clocking an input signal
US9929972B2 (en) * 2011-12-16 2018-03-27 Qualcomm Incorporated System and method of sending data via a plurality of data lines on a bus
US9495271B2 (en) * 2014-01-29 2016-11-15 Freescale Semiconductor, Inc. Statistical power indication monitor for purpose of measuring power consumption
US9857865B2 (en) * 2015-12-10 2018-01-02 Aspeed Technology Inc. Balancing of servers based on sampled utilization ratio and corresponding power consumption

Family Cites Families (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3654394A (en) 1969-07-08 1972-04-04 Gordon Eng Co Field effect transistor switch, particularly for multiplexing
US4390988A (en) 1981-07-14 1983-06-28 Rockwell International Corporation Efficient means for implementing many-to-one multiplexing logic in CMOS/SOS
US5075566A (en) 1990-12-14 1991-12-24 International Business Machines Corporation Bipolar emitter-coupled logic multiplexer
US5406198A (en) * 1992-06-05 1995-04-11 Hitachi, Ltd. Digital circuitry apparatus
US5714904A (en) 1994-06-06 1998-02-03 Sun Microsystems, Inc. High speed serial link for fully duplexed data communication
JPH0845188A (en) * 1994-07-29 1996-02-16 Sony Corp Recording method and its recording device and reproducing device
US5850422A (en) * 1995-07-21 1998-12-15 Symbios, Inc. Apparatus and method for recovering a clock signal which is embedded in an incoming data stream
JPH09247116A (en) 1996-03-08 1997-09-19 Fujitsu Ltd Serial-parallel converting circuit and synchronization circuit of the same
US6674772B1 (en) 1999-10-28 2004-01-06 Velio Communicaitons, Inc. Data communications circuit with multi-stage multiplexing
WO2001095552A3 (en) * 2000-06-02 2003-07-17 Connectcom Microsystems Inc High frequency network receiver
US6917660B2 (en) * 2001-06-04 2005-07-12 Intel Corporation Adaptive de-skew clock generation
US6570944B2 (en) * 2001-06-25 2003-05-27 Rambus Inc. Apparatus for data recovery in a synchronous chip-to-chip system
US7443941B2 (en) 2003-01-22 2008-10-28 Rambus Inc. Method and system for phase offset cancellation in systems using multi-phase clocks
US6677793B1 (en) 2003-02-03 2004-01-13 Lsi Logic Corporation Automatic delay matching circuit for data serializer
US7149269B2 (en) * 2003-02-27 2006-12-12 International Business Machines Corporation Receiver for clock and data recovery and method for calibrating sampling phases in a receiver for clock and data recovery
US7230460B1 (en) * 2003-03-04 2007-06-12 Lsi Corporation Digital visual interface
US20050108600A1 (en) * 2003-11-19 2005-05-19 Infineon Technologies Ag Process and device for testing a serializer circuit arrangement and process and device for testing a deserializer circuit arrangement
US7038510B2 (en) * 2004-07-02 2006-05-02 Broadcom Corporation Phase adjustment method and circuit for DLL-based serial data link transceivers
US7397876B2 (en) * 2004-08-11 2008-07-08 International Business Machines Corporation Methods and arrangements for link power reduction

Also Published As

Publication number Publication date Type
EP1844553B1 (en) 2012-10-31 grant
WO2006081096A2 (en) 2006-08-03 application
US7627069B2 (en) 2009-12-01 grant
US20100074385A1 (en) 2010-03-25 application
US20060165205A1 (en) 2006-07-27 application
WO2006081096A3 (en) 2007-04-19 application
US7924963B2 (en) 2011-04-12 grant
EP1844553A2 (en) 2007-10-17 application

Similar Documents

Publication Publication Date Title
US20090252266A1 (en) Arrangement for Synchronizing High-Frequency Transmitters of a Common-Wave Network
US6025744A (en) Glitch free delay line multiplexing technique
US7716510B2 (en) Timing synchronization circuit with loop counter
US7078950B2 (en) Delay-locked loop with feedback compensation
US20140286466A1 (en) Multi-wire open-drain link with data symbol transition based clocking
US20040212406A1 (en) Clock divider and clock dividing method for a DLL circuit
JPH0856143A (en) Variable delay circuit for periodic clock
US7872494B2 (en) Memory controller calibration
US20140035640A1 (en) Apparatuses and methods for altering a forward path delay of a signal path
US7466251B2 (en) Time-interleaved A/D converter device
US7622969B2 (en) Methods, devices, and systems for a delay locked loop having a frequency divided feedback clock
US6696897B1 (en) System and method for voltage controlled oscillator phase interpolation
CN101364425A (en) Memory control methods and circuit thereof
US20080054964A1 (en) Semiconductor memory device
US20080079407A1 (en) PWM Signal Generating Circuit and Power Supply Apparatus Comprising Such PWM Signal Generating Circuit
US8207772B2 (en) Duty detection circuit and duty cycle correction circuit including the same
US8032778B2 (en) Clock distribution apparatus, systems, and methods
US7339407B2 (en) DLL circuit for providing an adjustable phase relationship with respect to a periodic input signal
US6788123B2 (en) Unity gain interpolator for delay locked loops
US20120243351A1 (en) Semiconductor device
US20040163006A1 (en) DDR clocking
JP2004236019A (en) Method and apparatus for adjusting skew and data transmission system provided with skew adjustment function
US20100315141A1 (en) Multiple-stage, signal edge alignment apparatus and methods
CN102882673A (en) Multi-channel high-speed digital-to-analogue converter (DAC) synchronization method
US7454647B1 (en) Apparatus and method for skew measurement

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application