WO2006057872A2 - Method and system for modeling of a differential bus device - Google Patents

Method and system for modeling of a differential bus device Download PDF

Info

Publication number
WO2006057872A2
WO2006057872A2 PCT/US2005/041463 US2005041463W WO2006057872A2 WO 2006057872 A2 WO2006057872 A2 WO 2006057872A2 US 2005041463 W US2005041463 W US 2005041463W WO 2006057872 A2 WO2006057872 A2 WO 2006057872A2
Authority
WO
WIPO (PCT)
Prior art keywords
bus
usb
signal strengths
hdl
model
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/US2005/041463
Other languages
French (fr)
Other versions
WO2006057872A3 (en
Inventor
Mahesh Siddappa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Atmel Corp
Original Assignee
Atmel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Atmel Corp filed Critical Atmel Corp
Publication of WO2006057872A2 publication Critical patent/WO2006057872A2/en
Publication of WO2006057872A3 publication Critical patent/WO2006057872A3/en
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G06F30/32—Circuit design at the digital level
    • G06F30/33—Design verification, e.g. functional simulation or model checking

Definitions

  • the present invention relates to differential bus device modeling, and more particularly to efficient Universal Serial Bus (USB) cell modeling.
  • USB Universal Serial Bus
  • ASICs application specific integrated circuits
  • ASICs are typically designed using some form of HDL (Hardware Description Language), such as VHDL, Verilog, or the like.
  • HDL Hardware Description Language
  • the functionality and features of an ASIC design are typically embodied as a behavioral model, which describes the behavior of the ASIC. Verification at this stage is done by simulating the ASIC as defined by its behavioral model. The ASIC design is then synthesized using synthesis tools to specific target-libraries, which transform this "behavior" into a "netlist” represented by logic gates in that target-library. Verification at this stage is done by simulating the ASIC as defined by its netlist. During the verification process, sophisticated simulation algorithms are used to verify the functional blocks of the ASIC.
  • a simulator applies test stimuli to a device model at specified times and observes the responses of the model to the stimuli. These responses are often recorded and printed out for the ASIC designer as output wave forms. The responses, or test results, are interpreted by the designer to verify whether or not the design of an ASIC is satisfactory.
  • USB Universal Serial Bus
  • the USB specification is an industry-defined interface for connecting peripherals to the system bus of a personal computer.
  • USB features a single interface for a wide variety of peripherals, including mice, keyboards, monitors, printers, mass storage devices, modems, faxes, and the like. This reduces manufacturing costs and makes it easier for personal computer users to configure their systems.
  • a first generation USB standard (version 1.1) allows transmissions in two modes, a low speed (1.5 megabits per second (Mbps)) and a full speed (12 Mbps) mode.
  • a newer USB standard (version 2.0) additionally allows a third (high speed, 480 Mbps) transmission mode.
  • An example of a USB simulation environment 100 is shown In Figure 1.
  • the environment 100 (e.g., the ATUSBTEST-SS7400 from Atmel Corporation of San Jose, CA) is designed to simulate and verify the application and USB functionality during the initial phases of the design and to verify the complete application in the final stages of the design.
  • the environment 100 includes typical functional blocks of: a host bus functional model 110 to generate USB traffic; a monitor model 120 within host bus model 110 to monitor USB traffic; a target device core 130; and an end application model 140 to emulate the end application.
  • the host bus functional model 110 further includes a host command file interface 150, while the end application model 140 includes an application command interface 160.
  • the application model 140 handles control transfers, interrupt transfers, bulk/ISO in and bulk/ISO out transfers.
  • the application command file interface 160 is used to transfer the required data and provide simple controls to generate commands from the application model 140.
  • USB signals are differential, and the USB specification supports different voltage levels. It is difficult to model the voltage levels in the ASIC library, since there is no standard on how to do it.
  • the common and obvious way to represent the USB 2.0 differential bus is to make the bus into a wider bus, e.g., the two differential bus signals can be represented by four wires, thus allowing the encoding of up to 16 different USB states.
  • Tables are required to describe how the levels have been encoded in the model. This makes it difficult to select the correct strengths to make it work in all the different USB modes of suspend, resume, bus reset, chirping, and speed detection. Further, it is not intuitive to look at buses and decode them while viewing them on a computer screen and also think of what is happening on the bus during a simulation and debug session. Accordingly, a need exists for an efficient and effective approach for USB bus representation for modeling of USB cells for an ASIC library. The present invention meets this need. BRIEF SUMMARY OF THE INVENTION
  • aspects of efficient modeling of a differential bus device in an ASIC library include utilizing a hardware description language (HDL) to model a differential bus device.
  • HDL hardware description language
  • a mapping scheme based on signal strengths of the HDL is utilized to represent a set of differential bus signals as single bits during simulation of the differential bus device.
  • the differential bus device comprises a USB device and the HDL comprises Verilog.
  • mapping scheme allows the user of the USB model to simply define wires and connect them for ASIC development. In this manner, there is no need for a user to define a bus, the connections are simple, waveform diagram results are easy to read and understand, and there are no conversions.
  • Figure 1 illustrates a block diagram representation of a prior art USB test environment.
  • Figure 2 illustrates a block diagram of a portion of a simulation environment in accordance with the present invention.
  • Figure 3 illustrates a table for a voltage level mapping scheme in accordance with the present invention.
  • the present invention relates to differential bus device modeling.
  • the following description is presented to enable one of ordinary skill in the art to make and use the invention and is provided in the context of a patent application and its requirements.
  • Various modifications to the preferred embodiment and the generic principles and features described herein will be readily apparent to those skilled in the art.
  • the present invention is not intended to be limited to the embodiments shown but is to be accorded the widest scope consistent with the principles and features described herein.
  • FIG. 2 illustrates a block diagram of a portion of a simulation environment in accordance with the present invention.
  • the environment includes a USB model with mapping 200 that is embodied as HDL code in Verilog to model the behavior, functionality, and features of a USB device, (e.g. a host USB device or simulation environment made up of different USB devices).
  • Model 200 runs on top of simulator 210.
  • Simulator 210 applies test stimuli to a device model at specified times and observes the responses of the model to the stimuli, which are often recorded as output wave forms, as is well understood in the art.
  • the USB model with mapping 200 employs a scheme by which signal strengths of the HDL are used to represent the set of differential bus signals. That is, the Verilog signal strengths are mapped to USB bus voltage levels in the USB model 200 to keep the USB wires as single bits during the simulation.
  • Figure 3 illustrates a table 300 of the mapping.
  • pulldown and pullup signals are represented with weaker signal strengths to allow driving signals to override them.
  • a pullup signal is slightly stronger than a pulldown signal to reflect the behavior of the resistors used on the USB bus.
  • the signaling levels are assigned increasing values of strength to match their relative voltage level and relative electrical behavior of the USB bus.
  • SEO single-ended zero
  • weakO This allows the USB 1.1 drivers to provide the terminations to the bus for USB 2.0 signalling and can be overridden by all driven USB 2.0 signals during signalling.
  • the default value of strongl is used for a driven logic 1 in USB 1.1 signalling.
  • the USB 2.0 signalling levels are assigned according to relative voltage levels on the bus and are all weaker in strength than the USB 1.1 J/K levels. It should be appreciated that the strongO signal strength level is shown and should not be used.
  • pullup and pulldown resistors use trireg nets to generate their signals and not the normally used pullup and pulldown Verilog sources, as is well understood by those skilled in the art.
  • the squelch signal (100 millivolts) is intended to be an internal signal of a high speed transceiver and is not explicitly represented in the model.
  • USB transceiver definition of "wires in verilog" to represent the USB signals and the connections to the USB module inout pins can be done by: wire dp, dm; //INOUT .dm (dm), ⁇ dp(dp), .hsdm (dm),
  • the Verilog model of the USB pads use different Verilog strengths to model the USB states according to the termination and tranceiver control inputs of the transceiver macrocell.
  • the signal strength mapping is as shown in Figure 3. It is recommended that the same USB I/O model is used in the host or stimulus environment also.
  • mapping scheme of the present invention allows the user of the USB model to simply define wires and connect them for ASIC development. In this manner, there is no need for a user to define a bus, the connections are simple, diagram results are easy to read and understand, and there are no conversions.

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Evolutionary Computation (AREA)
  • Geometry (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
  • Housing For Livestock And Birds (AREA)
  • Management, Administration, Business Operations System, And Electronic Commerce (AREA)

Abstract

Aspects of efficient modeling of a differential bus device in an ASIC library include utilizing a hardware description language (HDL) to model a differential bus device. A mapping scheme based on signal strengths of the HDL (200) is utilized to represent a set of differential bus signals as single bits during simulation (210) of the differential bus device. Further, the differential bus device comprises a USB device, and the HDL comprises Verilog.

Description

METHOD AND SYSTEM FOR MODELING OF A DIFFERENTIAL BUS DEVICE
FIELD OF THE INVENTION
The present invention relates to differential bus device modeling, and more particularly to efficient Universal Serial Bus (USB) cell modeling.
BACKGROUND OF THE INVENTION
Simulations play a vital part in the verification stages of integrated circuit development, especially in the case of customized application specific integrated circuits (ASICs), which are designed and brought to market rapidly. Simulation and verification tools are critical to the ASIC development cycle, and other such system development cycles. Hence, an ASIC design is not considered complete until it has been thoroughly simulated and its functionality completely verified.
ASICs are typically designed using some form of HDL (Hardware Description Language), such as VHDL, Verilog, or the like. The functionality and features of an ASIC design are typically embodied as a behavioral model, which describes the behavior of the ASIC. Verification at this stage is done by simulating the ASIC as defined by its behavioral model. The ASIC design is then synthesized using synthesis tools to specific target-libraries, which transform this "behavior" into a "netlist" represented by logic gates in that target-library. Verification at this stage is done by simulating the ASIC as defined by its netlist. During the verification process, sophisticated simulation algorithms are used to verify the functional blocks of the ASIC. Thus, a simulator applies test stimuli to a device model at specified times and observes the responses of the model to the stimuli. These responses are often recorded and printed out for the ASIC designer as output wave forms. The responses, or test results, are interpreted by the designer to verify whether or not the design of an ASIC is satisfactory.
Such simulation techniques are used for the design and development of USB (Universal Serial Bus) devices. The USB specification is an industry-defined interface for connecting peripherals to the system bus of a personal computer. USB features a single interface for a wide variety of peripherals, including mice, keyboards, monitors, printers, mass storage devices, modems, faxes, and the like. This reduces manufacturing costs and makes it easier for personal computer users to configure their systems. A first generation USB standard (version 1.1) allows transmissions in two modes, a low speed (1.5 megabits per second (Mbps)) and a full speed (12 Mbps) mode. A newer USB standard (version 2.0) additionally allows a third (high speed, 480 Mbps) transmission mode. An example of a USB simulation environment 100 is shown In Figure 1. The environment 100 (e.g., the ATUSBTEST-SS7400 from Atmel Corporation of San Jose, CA) is designed to simulate and verify the application and USB functionality during the initial phases of the design and to verify the complete application in the final stages of the design. As shown, the environment 100 includes typical functional blocks of: a host bus functional model 110 to generate USB traffic; a monitor model 120 within host bus model 110 to monitor USB traffic; a target device core 130; and an end application model 140 to emulate the end application. The host bus functional model 110 further includes a host command file interface 150, while the end application model 140 includes an application command interface 160. The application model 140 handles control transfers, interrupt transfers, bulk/ISO in and bulk/ISO out transfers. The application command file interface 160 is used to transfer the required data and provide simple controls to generate commands from the application model 140.
Of concern when performing USB device simulations are the USB signals. The USB signals are differential, and the USB specification supports different voltage levels. It is difficult to model the voltage levels in the ASIC library, since there is no standard on how to do it.
The common and obvious way to represent the USB 2.0 differential bus is to make the bus into a wider bus, e.g., the two differential bus signals can be represented by four wires, thus allowing the encoding of up to 16 different USB states. Tables are required to describe how the levels have been encoded in the model. This makes it difficult to select the correct strengths to make it work in all the different USB modes of suspend, resume, bus reset, chirping, and speed detection. Further, it is not intuitive to look at buses and decode them while viewing them on a computer screen and also think of what is happening on the bus during a simulation and debug session. Accordingly, a need exists for an efficient and effective approach for USB bus representation for modeling of USB cells for an ASIC library. The present invention meets this need. BRIEF SUMMARY OF THE INVENTION
Aspects of efficient modeling of a differential bus device in an ASIC library are described. The aspects include utilizing a hardware description language (HDL) to model a differential bus device. A mapping scheme based on signal strengths of the HDL is utilized to represent a set of differential bus signals as single bits during simulation of the differential bus device. In a further aspect, the differential bus device comprises a USB device and the HDL comprises Verilog.
Through the present invention, the mapping scheme allows the user of the USB model to simply define wires and connect them for ASIC development. In this manner, there is no need for a user to define a bus, the connections are simple, waveform diagram results are easy to read and understand, and there are no conversions. These and other advantages of the aspects of the present invention will be more fully understood in conjunction with the following detailed description and accompanying drawings.
BRIEF DESCRIPTION OF SEVERAL VIEWS OF THE DRAWINGS
Figure 1 illustrates a block diagram representation of a prior art USB test environment.
Figure 2 illustrates a block diagram of a portion of a simulation environment in accordance with the present invention. Figure 3 illustrates a table for a voltage level mapping scheme in accordance with the present invention.
DETAILED DESCRIPTION OF THE INVENTION
The present invention relates to differential bus device modeling. The following description is presented to enable one of ordinary skill in the art to make and use the invention and is provided in the context of a patent application and its requirements. Various modifications to the preferred embodiment and the generic principles and features described herein will be readily apparent to those skilled in the art. Thus, the present invention is not intended to be limited to the embodiments shown but is to be accorded the widest scope consistent with the principles and features described herein.
In accordance with the present invention, a mapping scheme is introduced that keeps the differential USB bus wires as single bits. Figure 2 illustrates a block diagram of a portion of a simulation environment in accordance with the present invention. As shown, the environment includes a USB model with mapping 200 that is embodied as HDL code in Verilog to model the behavior, functionality, and features of a USB device, (e.g. a host USB device or simulation environment made up of different USB devices). Model 200 runs on top of simulator 210. Simulator 210 applies test stimuli to a device model at specified times and observes the responses of the model to the stimuli, which are often recorded as output wave forms, as is well understood in the art.
In a preferred embodiment, the USB model with mapping 200 employs a scheme by which signal strengths of the HDL are used to represent the set of differential bus signals. That is, the Verilog signal strengths are mapped to USB bus voltage levels in the USB model 200 to keep the USB wires as single bits during the simulation. Figure 3 illustrates a table 300 of the mapping.
In the mapping shown by the table 300 of Figure 3, pulldown and pullup signals are represented with weaker signal strengths to allow driving signals to override them.. A pullup signal is slightly stronger than a pulldown signal to reflect the behavior of the resistors used on the USB bus. The signaling levels are assigned increasing values of strength to match their relative voltage level and relative electrical behavior of the USB bus. SEO (single-ended zero) for both USB 1.1 and USB 2.0 is represented by weakO. This allows the USB 1.1 drivers to provide the terminations to the bus for USB 2.0 signalling and can be overridden by all driven USB 2.0 signals during signalling. This
SEO level will also override all of the pullup levels. The default value of strongl is used for a driven logic 1 in USB 1.1 signalling. The USB 2.0 signalling levels are assigned according to relative voltage levels on the bus and are all weaker in strength than the USB 1.1 J/K levels. It should be appreciated that the strongO signal strength level is shown and should not be used. Also, pullup and pulldown resistors use trireg nets to generate their signals and not the normally used pullup and pulldown Verilog sources, as is well understood by those skilled in the art. Further, the squelch signal (100 millivolts) is intended to be an internal signal of a high speed transceiver and is not explicitly represented in the model. By way of example, when there are four USB I/O (input/output) pins per port in a
USB transceiver, definition of "wires in verilog" to represent the USB signals and the connections to the USB module inout pins can be done by: wire dp, dm; //INOUT .dm (dm), ■dp(dp), .hsdm (dm),
.hsdp (dp),
The Verilog model of the USB pads use different Verilog strengths to model the USB states according to the termination and tranceiver control inputs of the transceiver macrocell. The signal strength mapping is as shown in Figure 3. It is recommended that the same USB I/O model is used in the host or stimulus environment also.
Thus, the mapping scheme of the present invention allows the user of the USB model to simply define wires and connect them for ASIC development. In this manner, there is no need for a user to define a bus, the connections are simple, diagram results are easy to read and understand, and there are no conversions.
Although the present invention has been described in accordance with the embodiments shown, one of ordinary skill in the art will readily recognize that there could be variations to the embodiments and those variations would be within the spirit and scope of the present invention. Accordingly, many modifications may be made by one of ordinary skill in the art without departing from the spirit and scope of the appended claims.

Claims

CLAIMSWe Claim:
1. A method for efficient modeling of a differential bus device in an ASIC library, the method comprising: utilizing a hardware description language (HDL) to model a differential bus device; and utilizing a mapping scheme based on signal strengths of the HDL to represent a set of differential bus signals as single bits during simulation of the differential bus device.
2. The method of claim 1 wherein utilizing a mapping scheme further comprises mapping voltage levels of the set of differential bus signals to the signal strengths.
3. The method of claim 2 wherein utilizing a hardware description language further comprises utilizing Verilog to model a bus device.
4. The method of claim 3 wherein the bus device further comprises a Universal Serial Bus (USB) device.
5. The method of claim 4 wherein the signal strengths further comprise six signal strengths.
6. The method of claim 5 wherein the six signal strengths further comprise small, medium, weak, large, pull, and strong.
7. A system for efficient modeling of a differential bus device in an ASIC library, the system comprising: a bus device model of a bus device, the bus device model written in a hardware description language (HDL) and utilizing a mapping scheme based on signal strengths of the HDL to represent a set of differential bus signals; and a simulator for simulating performance of the bus device model, wherein the set of differential bus signals are represented as single bits.
8. The system of claim 7 wherein the mapping scheme further comprises a mapping of voltage levels of the set of differential bus signals to the signal strengths.
9. The system of claim 8 wherein a hardware description language further comprises Verilog.
10. The system of claim 9 wherein the bus device model further comprises a Universal Serial Bus (USB) device model.
11. The system of claim 10 wherein the signal strengths further comprise six signal strengths.
12. The system of claim 11 wherein the six signal strengths further comprise small, medium, weak, large, pull, and strong.
13. A method for more efficient Universal Serial Bus (USB) cell modeling in an ASIC library, the method comprising: defining a correlation between voltage levels specified for a USB bus and signal strengths of a hardware description language (HDL); and utilizing the correlation when modeling a USB device by the HDL, wherein definition of the USB bus as two single bit wires occurs during modeling.
14. The method of claim 13 wherein defining a correlation further comprises mapping voltage levels specified for the USB bus to Verilog signal strengths.
15. The method of claim 14 further comprising mapping the voltage levels to six signal strengths.
16. The method of claim 15 wherein the signal strengths further comprise small, medium, weak, large, pull, and strong.
PCT/US2005/041463 2004-11-23 2005-11-15 Method and system for modeling of a differential bus device Ceased WO2006057872A2 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/996,640 2004-11-23
US10/996,640 US20060111886A1 (en) 2004-11-23 2004-11-23 Method and system for modeling of a differential bus device

Publications (2)

Publication Number Publication Date
WO2006057872A2 true WO2006057872A2 (en) 2006-06-01
WO2006057872A3 WO2006057872A3 (en) 2007-05-18

Family

ID=36461983

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2005/041463 Ceased WO2006057872A2 (en) 2004-11-23 2005-11-15 Method and system for modeling of a differential bus device

Country Status (3)

Country Link
US (1) US20060111886A1 (en)
TW (1) TW200632751A (en)
WO (1) WO2006057872A2 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20090216517A1 (en) * 2008-02-27 2009-08-27 Ophir Herbst Dedicated simulator for testing a usb host solution

Family Cites Families (38)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5859933A (en) * 1973-10-29 1999-01-12 Canon Kabushiki Kaisha Image forming apparatus
US4792913A (en) * 1986-11-03 1988-12-20 Grumman Aerospace Corporation Simulator for systems having analog and digital portions
US5805792A (en) * 1989-07-31 1998-09-08 Texas Instruments Incorporated Emulation devices, systems, and methods
US5440752A (en) * 1991-07-08 1995-08-08 Seiko Epson Corporation Microprocessor architecture with a switch network for data transfer between cache, memory port, and IOU
JP3082987B2 (en) * 1991-10-09 2000-09-04 株式会社日立製作所 Mixed mode simulation method
JP2768889B2 (en) * 1993-06-07 1998-06-25 株式会社東芝 Logic simulation equipment
US5859993A (en) * 1996-08-30 1999-01-12 Cypress Semiconductor Corporation Dual ROM microprogrammable microprocessor and universal serial bus microcontroller development system
US6338109B1 (en) * 1996-08-30 2002-01-08 Cypress Semiconductor Corp. Microcontroller development system and applications thereof for development of a universal serial bus microcontroller
US6012103A (en) * 1997-07-02 2000-01-04 Cypress Semiconductor Corp. Bus interface system and method
US5920830A (en) * 1997-07-09 1999-07-06 General Electric Company Methods and apparatus for generating test vectors and validating ASIC designs
US6266630B1 (en) * 1998-06-03 2001-07-24 Mentor Graphics Corporation Method and apparatus for providing a graphical user interface for simulating designs with analog and mixed signals
US6199031B1 (en) * 1998-08-31 2001-03-06 Vlsi Technology, Inc. HDL simulation interface for testing and verifying an ASIC model
US6370493B1 (en) * 1998-09-10 2002-04-09 Lsi Logic Corporation Simulation format creation system and method
US6219828B1 (en) * 1998-09-30 2001-04-17 International Business Machines Corporation Method for using two copies of open firmware for self debug capability
US6393588B1 (en) * 1998-11-16 2002-05-21 Windbond Electronics Corp. Testing of USB hub
US6343260B1 (en) * 1999-01-19 2002-01-29 Sun Microsystems, Inc. Universal serial bus test system
US6560572B1 (en) * 1999-04-15 2003-05-06 Interactive Image Technologies, Ltd. Multi-simulator co-simulation
US6272451B1 (en) * 1999-07-16 2001-08-07 Atmel Corporation Software tool to allow field programmable system level devices
US7031897B1 (en) * 1999-09-24 2006-04-18 Intrinsity, Inc. Software modeling of logic signals capable of holding more than two values
TW445422B (en) * 1999-10-06 2001-07-11 Via Tech Inc Software simulation testing system allowing the north bridge and south bridge to perform circuit tests respectively
GB9925657D0 (en) * 1999-10-29 1999-12-29 Sgs Thomson Microelectronics A method of converting data
GB2363214B (en) * 1999-10-29 2002-05-29 Sgs Thomson Microelectronics A method of identifying an accurate model
US7240303B1 (en) * 1999-11-30 2007-07-03 Synplicity, Inc. Hardware/software co-debugging in a hardware description language
US7065481B2 (en) * 1999-11-30 2006-06-20 Synplicity, Inc. Method and system for debugging an electronic system using instrumentation circuitry and a logic analyzer
US7072818B1 (en) * 1999-11-30 2006-07-04 Synplicity, Inc. Method and system for debugging an electronic system
JP2001244599A (en) * 2000-02-28 2001-09-07 Ando Electric Co Ltd Ic mounting structure and position fixing sheet for bga type ic
US6829726B1 (en) * 2000-03-06 2004-12-07 Pc-Doctor, Inc. Method and system for testing a universal serial bus within a computing device
US20020010821A1 (en) * 2000-06-09 2002-01-24 Gang Yu USB extension system
CN1440537A (en) * 2000-07-05 2003-09-03 史蒂文·J·迈耶 Mixed Signal Simulation
DE10043905A1 (en) * 2000-09-06 2002-03-14 Infineon Technologies Ag Current coupling in the mixed simulation of circuits
JP2002296754A (en) * 2001-03-29 2002-10-09 Toshiba Corp Manufacturing method of mask
US7260517B2 (en) * 2001-06-17 2007-08-21 Brian Bailey Synchronization of multiple simulation domains in an EDA simulation environment
US7079999B2 (en) * 2001-07-19 2006-07-18 Matsushita Electric Industrial Co., Ltd. Bus simulation apparatus and bus simulation program
US7020801B2 (en) * 2002-06-06 2006-03-28 Microsoft Corporation Systems and methods for analyzing bus data
DE10234991B4 (en) * 2002-07-31 2008-07-31 Advanced Micro Devices, Inc., Sunnyvale Host controller diagnostics for a serial bus
DE10239814B4 (en) * 2002-08-29 2008-06-05 Advanced Micro Devices, Inc., Sunnyvale Extended test mode support for host controllers
US6781481B2 (en) * 2002-11-05 2004-08-24 Motorola, Inc. Methods and apparatus for filtering electromagnetic interference from a signal in an input/output port
US7219316B2 (en) * 2003-10-23 2007-05-15 International Business Machines Corporation Multi-valued or single strength signal detection in a hardware description language

Also Published As

Publication number Publication date
TW200632751A (en) 2006-09-16
US20060111886A1 (en) 2006-05-25
WO2006057872A3 (en) 2007-05-18

Similar Documents

Publication Publication Date Title
US7353131B2 (en) Method and system for logic verification using mirror interface
Bloem et al. Automatic hardware synthesis from specifications: A case study
US8024699B2 (en) Testing sub-systems of a system-on-a-chip using a configurable external system-on-a-chip
US20110307847A1 (en) Hybrid system combining TLM simulators and HW accelerators
US8479129B1 (en) Dynamic time domain randomization techniques for SOC and IP verification
CN102033807B (en) SOC (System On Chip) chip debugging equipment, method and device
JP2007529813A (en) PCI Express endpoint simulation circuit and downstream port for PCI Express switch
US10726188B1 (en) Method, system, and computer program product for performing channel analyses for an electronic circuit design including a parallel interface
CN118569159A (en) SATA host chip verification method
JPH1131088A (en) Target i/o capable of reconfiguration of software for circuit emulation system
US6487699B1 (en) Method of controlling external models in system-on-chip verification
Yang et al. Mixed-signal System-on-a-Chip (SoC) verification based on SystemVerilog model
CN101299223B (en) A simulation method and device for high-speed serial channel receiver equalization
US7672827B1 (en) Method and system for simulation of analog/digital interfaces with analog tri-state ioputs
CN101527662B (en) Method for optimizing high-speed channel and device thereof
US20060111886A1 (en) Method and system for modeling of a differential bus device
Szecówka et al. USB receiver/transmitter for FPGA implementation
US20020161564A1 (en) Method for modeling a reflected electrical wave in a digital simulation
Gamboa et al. UVM-Based Design and Verification of AHB-Lite to AXI Bridge
Varma et al. Simultaneous switching noise in IBIS models
CN114968793A (en) UVM-based SPI verification system and verification method
Axinte et al. Comparison of Signal Integrity Simulation Tools: HyperLynx vs. Keysight ADS on eMMC Interfaces
US20240078369A1 (en) "weak" undriven state modelling for power management verification
Badhe et al. Accelerating functional verification of PCI express endpoint by emulating host system using PCI express core
Song System level assertion-based verification environment for PCI/PCI-X and PCI-express

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KM KN KP KR KZ LC LK LR LS LT LU LV LY MA MD MG MK MN MW MX MZ NA NG NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SM SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): BW GH GM KE LS MW MZ NA SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LT LU LV MC NL PL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 05823459

Country of ref document: EP

Kind code of ref document: A2