WO2006044745A2 - Methods of optimization of implant conditions to minimize channeling and structures formed thereby - Google Patents
Methods of optimization of implant conditions to minimize channeling and structures formed thereby Download PDFInfo
- Publication number
- WO2006044745A2 WO2006044745A2 PCT/US2005/037168 US2005037168W WO2006044745A2 WO 2006044745 A2 WO2006044745 A2 WO 2006044745A2 US 2005037168 W US2005037168 W US 2005037168W WO 2006044745 A2 WO2006044745 A2 WO 2006044745A2
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- active area
- species
- concentration
- implanting
- energy
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Ceased
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P30/00—Ion implantation into wafers, substrates or parts of devices
- H10P30/20—Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping
- H10P30/202—Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping characterised by the semiconductor materials
- H10P30/204—Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping characterised by the semiconductor materials into Group IV semiconductors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/01—Manufacture or treatment
- H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
- H10D30/0212—Manufacture or treatment of FETs having insulated gates [IGFET] using self-aligned silicidation
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/60—Insulated-gate field-effect transistors [IGFET]
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D64/00—Electrodes of devices having potential barriers
- H10D64/01—Manufacture or treatment
- H10D64/013—Manufacture or treatment of electrodes having a conductor capacitively coupled to a semiconductor by an insulator
- H10D64/01302—Manufacture or treatment of electrodes having a conductor capacitively coupled to a semiconductor by an insulator the insulator being formed after the semiconductor body, the semiconductor being silicon
- H10D64/01304—Manufacture or treatment of electrodes having a conductor capacitively coupled to a semiconductor by an insulator the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor
- H10D64/01306—Manufacture or treatment of electrodes having a conductor capacitively coupled to a semiconductor by an insulator the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor the conductor comprising a layer of silicon contacting the insulator, e.g. polysilicon
- H10D64/01308—Manufacture or treatment of electrodes having a conductor capacitively coupled to a semiconductor by an insulator the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor the conductor comprising a layer of silicon contacting the insulator, e.g. polysilicon the conductor further comprising a non-elemental silicon additional conductive layer, e.g. a metal silicide layer formed by the reaction of silicon with an implanted metal
- H10D64/0131—Manufacture or treatment of electrodes having a conductor capacitively coupled to a semiconductor by an insulator the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor the conductor comprising a layer of silicon contacting the insulator, e.g. polysilicon the conductor further comprising a non-elemental silicon additional conductive layer, e.g. a metal silicide layer formed by the reaction of silicon with an implanted metal the additional conductive layer comprising a silicide layer formed by the silicidation reaction between the layer of silicon with a metal layer which is not formed by metal implantation
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P30/00—Ion implantation into wafers, substrates or parts of devices
- H10P30/20—Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping
- H10P30/208—Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping of electrically inactive species
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/01—Manufacture or treatment
- H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
- H10D30/0223—Manufacture or treatment of FETs having insulated gates [IGFET] having source and drain regions or source and drain extensions self-aligned to sides of the gate
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P30/00—Ion implantation into wafers, substrates or parts of devices
- H10P30/20—Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping
- H10P30/21—Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping of electrically active species
Definitions
- the present invention generally relates to the field of microelectronic devices, and more particularly to methods of optimizing implantation conditions while minimizing channeling effects.
- Integrated circuits form the basis for many electronic systems.
- An integrated circuit may include a vast number of transistors and other circuit elements that may be formed on a single semiconductor wafer or chip and may be interconnected to implement a desired function.
- Transistors may comprise active areas, such as a gate, a source and/or a drain, which are electrically conductive areas within the transistor, as are well known in the art.
- FIG. 6 depicts an example of a transistor structure 600 of the prior art.
- An active area 602 of the transistor structure 600 may be exposed to a suicide metallization process (not shown) in order to reduce the contact resistance, for example, of the transistor structure 600, as is well known in the art.
- amorphizing implant process 610 may be applied to the active area
- an implant species 611 such as germanium or arsenic, for example, may be implanted into the active area 602 of the transistor structure 600.
- the amorphizing implant may serve to contain the depth of a metal film formed during the silicidation process, as is well known in the art.
- the 612 of the active area 602 can become comparable and/or smaller than a penetration depth 614 of the implant species 611 of the amorphizing implant 610.
- the amorphizing implant may penetrate through the active area 602 and into underlying regions of the transistor, such a gate oxide region 604 and/or a channel region 606.
- FIGS. 1 a-1 d represent methods of forming structures according to an embodiment of the present invention.
- FIG. 2 represents a structure according to an embodiment of the present invention.
- FIG. 3 represents a flow chart of a method according to another embodiment of the present invention.
- FIGS. 4a-4b represent structures according to another embodiment of the present invention.
- FIG. 5 represents a system according to another embodiment of the present invention.
- FIG. 6 represents a structure according to the Prior Art.
- Methods and associated structures of forming a microelectronic device comprise implanting a first concentration of a species into an active area with a first energy, wherein the species pre-damages a portion of the active area, and then implanting a second concentration of the species into the active area with a second energy, wherein the total concentration of the species does not substantially penetrate an underlying channel region.
- a first energy which is lower than the second energy the range of the first implant may be shallower than the range of the second implant. In this manner, the deleterious channeling effects may be substantially reduced and/or eliminated.
- improved device performance, as well as decreased active area thickness may be achieved.
- FIG. 1a-1 d illustrate an embodiment of a method of forming a microelectronic structure, such as a transistor structure, for example.
- FIG. 1a illustrates a microelectronic structure 100.
- the microelectronic structure 100 may comprise an active area 102.
- the active area 102 may comprise an electrically active area of the microelectronic structure 100, such as but not limited to a gate, a source and/or a drain, as are known in the art.
- the active area 102 may comprise a material such as polysilicon, for example.
- the active area 102 may comprise an active area depth 112. In one embodiment, the active area 102 may comprise an active area depth 112 of about 800 angstroms or less. In another embodiment, the active area 102 may comprise an active area depth 112 of about 1500 angstroms or less.
- the microelectronic structure 100 may further comprise an oxide region 104, for example in the case when the active area 102 comprises a gate, the oxide region 104 may comprise a gate oxide, as is known in the art.
- the gate oxide may comprise a thickness below about 30 angstroms, for example, and may comprise silicon dioxide.
- the microelectronic structure 100 may further comprise an underlying channel region 106, wherein electrical current may flow, as is known in the art.
- the microelectronic structure 100 may also comprise a substrate region 108, which may comprise silicon, silicon-on-insulator, silicon on diamond, or combinations thereof, by illustration and not limitation.
- a first amorphizing implant 110 may be applied to the microelectronic structure 100 utilizing various process tools as are well known in the art (FIG. 1b).
- the first amorphizing implant 110 may comprise a species 111 (FIG. 1c), such as but not limited to germanium, boron, silicon, argon, and combinations thereof, for example.
- the first amorphizing implant 110 may pre- damage a portion of the active area 102.
- the pre-damaging of a portion of the active area 102 may comprise damaging of a portion of the internal crystal structure of the active area 102, which in one embodiment may comprise silicon, for example.
- the pre-damaging of a portion of the active area 102 facilitates the formation on and/or within the portion of the active area 102 of a subsequently formed suicide layer 422 (FIG. 4b), to be described further herein.
- the first amorphizing implant 110 may comprise a first energy and a first dose of the species 111.
- the magnitude of the first energy and the first dose of the first amorphizing implant 110 may be chosen such that the first energy and the first dose of the first amorphizing implant 110 may determine a first penetration depth 114 of the implant species 111.
- the first penetration depth 114 may comprise the depth, or distance, that the species 111 of the first amorphization implant 110 may penetrate into the active area 102. In other words, one skilled in the art will recognize that the first penetration depth 114 may comprise the implant tail of the implant species 111 as implanted into the active area 102.
- the first dose may range from about 6 keV to about 8 keV, with an implant species comprising germanium.
- the first dose may range from about 6E14 to about 8E14, with a first penetration depth 114 comprising about 600 angstroms.
- the implantation of the species 111 into the active area 102 with the first energy and first dose may introduce a first concentration of the implant species 111 into the active area.
- the first concentration of the species 111 may generally be less than that required to achieve a desired amount of amorphization of the active area 102, thus a second amorphizing implant 116 (FIG. 1 d) may be applied to the active area 102 to achieve a desired amount of amorphization.
- the first penetration depth 114 of the first amorphizing implant 110 into the active area 102 may serve to control a final penetration depth 118 of the second amorphizing implant 116 into the active area 102. That is, because the first amorphizing implant 110 may pre-damage the active area 102, the second amorphizing implant 116 is blocked in a sense, from penetrating substantially further into the active area 102 than the first penetration depth 114. Thus the channeling effect, i.e., the penetration from the second amorphizing implant 116 of the species 11 1 beyond the active area depth 112 into the oxide region 104 and/or underlying channel region 106 may be significantly reduced and/or eliminated by the pre-damage from the first amorphizing implant 110. In one embodiment, the ratio of the final penetration depth 118 to the active area depth 112 may be less than about 2 to 3 (2:3).
- the second amorphizing implant 116 may comprise a second energy and a second dose.
- the second energy may range from about 13 keV to about 17keV, but may be of greater magnitude than the first energy.
- the second dose may range from about 3E14 to about 7E14, but may be of greater magnitude than the first dose of the first amorphizing implant 110.
- the second amorphizing implant 116 of the species 111 may introduce a second concentration of the species 111 into the active area 102.
- a total concentration 120 of the species 111 (which represents the combined amount of species 111 implanted from the first amorphizing implant 110 and the second amorphizing implant 116) may be chosen, by varying the amount of the first and second implant doses and energies such that the total concentration 120 of the implant species 111 achieves the desired amount, or depth, of amorphization within the active area 102.
- a desired total concentration of implant species 111 may be achieved.
- a desired amorphizing depth may be achieved which may result in a shallower final penetration depth 118 than if simply one implant (applied at the dose and energy to achieve the desired total concentration) had been applied to the active area 102.
- successive amorphizing implants each of which comprise an implant tail, or penetration depth into an active area 202 (similar to the active area 102 of FIG 1a, for example) of a microelectronic structure 200, may be applied to the active area 202.
- a first penetration depth 214, a second penetration depth 216 and a third penetration depth 218 may arise from a first, a second and a third amorphizing implant (not shown) of a species 211 , the species 211 comprising germanium, arsenic, boron, silicon and/or combinations thereof, for example.
- the doses and energies of the second and third amorphizing implants may be greater than the dose and energy of the first amorphizing implant.
- the third penetration depth 218, which may represent the highest energy amorphizing implant may comprise the longest penetration depth amongst the first, second and third penetration depths 214, 216, 218. Because the first penetration depth 214 of the first amorphizing implant effectively reduces and/or blocks the channeling effect of the second and third amorphizing implants, the third penetration depth 218 is substantially less than the active area depth 212.
- the ratio of the third penetration depth 218 to the active area depth 212 may be less than about 2 to 3 (2:3).
- a desired total concentration of implant species and a desired amorphizing depth may be achieved, without incurring the deleterious channeling effects of the species 211.
- a desired amorphizing depth may be achieved which may result in a shallower final penetration depth (after successive implants are applied) than if simply one implant (applied at the dose and energy to achieve the desired total concentration) had been applied to the active area 202. Consequently, transistor device performance, such as a higher drive current, may be greatly enhanced, in some embodiments.
- FIGS. 3 depicts a flow chart of yet another embodiment of the present invention.
- a first amorphizing implant is applied, comprising a first energy and a first dose, to introduce a first concentration of an implant species into an active area.
- a second amorphizing implant is applied comprising a second energy and a second dose, wherein the second energy and second dose are higher than the first energy and first dose, to introduce a second concentration of the implant species into the active area.
- successive amorphizing implants are applied, wherein the successive energies and doses of each successive amorphizing implant are higher than the first energy and first dose.
- a tail i.e., a penetration depth, (similar to the penetration depths depicted in FIG. 2, for example), of an amorphizing implant comprising the highest energy in relation to multiple amorphizing implants that have been applied to an active area, may be reduced.
- FIG. 4a depicts structures that may be formed in accordance with another embodiment of the present invention.
- a microelectronic structure 400 such as a transistor structure, may comprise active areas 402a, 402b, 402c, which may in one embodiment comprise a gate, a source and a drain respectively.
- the active areas 402a, 402b and 402c may comprise active area depths 412a, 412b, and 412c respectively.
- the microelectronic structure 400 may further comprise a gate oxide 404 and a channel region 406, as are well known in the art.
- the microelectronic structure 400 may include a species 411 such as germanium, arsenic, boron and/or silicon or combinations thereof, which may be implanted during an amorphizing implant (not shown).
- the species 411 may penetrate into the active areas 402a, 402b, 402c corresponding to the penetration depths 414a, 414b, 414c.
- a silicidation process may be performed on the microelectronic structure 400, as is well known in the art (FIG 4b).
- the silicidation process may comprise reacting a noble and/or refractory metal, such as nickel, cobalt or titanium, with the active areas 402a, 402b, 402c, which in this embodiment may comprise silicon.
- a suicide layer 422a, 422b, 422c may then form over and into the active areas 402a, 402b, 402c respectively.
- An advantage of the methods of the present invention is that by tailoring the penetration depths 414a, 414b, 414c of the species 411 , the depths 424a, 424b, 424c of the of the suicide layers 422a, 422b, 422c may be controlled according to the particular application. Another advantage is that the damage to the crystalline structure of the active areas 402a, 402b, 402c species 411 may be confined to the region to be suicided, which may result in reduced species 411 deactivation, as is well known in the art.
- FIG. 5 is a diagram illustrating an exemplary system capable of being operated with methods for fabricating a microelectronic structure, such as the microelectronic structures 100, 200 and 400 of FIGS. 1 , 2 and 4 respectively. It will be understood that the present embodiment is but one of many possible systems in which the microelectronic structures of the present invention may be used.
- the system 500 may be used, for example, to execute the processing by various processing tools, such as implanting tools, as are well known in the art, for the methods described herein.
- a microelectronic structure 503 may be communicatively coupled to a printed circuit board (PCB) 501 by way of an I/O bus 508.
- the communicative coupling of the microelectronic structure 503 may be established by physical means, such as through the use of a package and/or a socket connection to mount the microelectronic structure 503 to the PCB 501 (for example by the use of a chip package and/or a land grid array socket).
- the microelectronic structure 503 may also be communicatively coupled to the PCB 501 through various wireless means (for example, without the use of a physical connection to the PCB), as are well known in the art.
- the system 500 may include a computing device 502, such as a processor, and a cache memory 504 communicatively coupled to each other through a processor bus 505.
- the processor bus 505 and the I/O bus 508 may be bridged by a host bridge 506.
- Communicatively coupled to the I/O bus 508 and also to the microelectronic structure 503 may be a main memory 512.
- Examples of the main memory 512 may include, but are not limited to, static random access memory (SRAM) and/or dynamic random access memory (DRAM).
- SRAM static random access memory
- DRAM dynamic random access memory
- the system 500 may also include a graphics coprocessor 513, however incorporation of the graphics coprocessor 513 into the system 500 is not necessary to the operation of the system 500.
- Coupled to the I/O bus 508 may be a display device 514, a mass storage device 520, and keyboard and pointing devices 522.
- mass storage 520 may be used to provide long-term storage for the executable instructions for a method for forming microelectronic structures in accordance with embodiments of the present invention
- main memory 512 may be used to store on a shorter term basis the executable instructions of a method for forming microelectronic structures in accordance with embodiments of the present invention during execution by computing device 502.
- main memory 512 may supply the computing device 502 (which may be a processor, for example) with the executable instructions for execution.
Landscapes
- Insulated Gate Type Field-Effect Transistor (AREA)
- Thin Film Transistor (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
Abstract
Description
Claims
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| DE112005002313T DE112005002313T5 (en) | 2004-10-15 | 2005-10-13 | A method of optimizing implant conditions to minimize the channelizations and structures formed thereby |
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US10/966,200 | 2004-10-15 | ||
| US10/966,200 US20060084248A1 (en) | 2004-10-15 | 2004-10-15 | Methods of optimization of implant conditions to minimize channeling and structures formed thereby |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| WO2006044745A2 true WO2006044745A2 (en) | 2006-04-27 |
| WO2006044745A3 WO2006044745A3 (en) | 2006-11-30 |
Family
ID=35911152
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| PCT/US2005/037168 Ceased WO2006044745A2 (en) | 2004-10-15 | 2005-10-13 | Methods of optimization of implant conditions to minimize channeling and structures formed thereby |
Country Status (5)
| Country | Link |
|---|---|
| US (2) | US20060084248A1 (en) |
| CN (1) | CN101032010A (en) |
| DE (1) | DE112005002313T5 (en) |
| TW (1) | TWI301636B (en) |
| WO (1) | WO2006044745A2 (en) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE102008049664B3 (en) * | 2008-09-30 | 2010-02-11 | Infineon Technologies Austria Ag | Method for producing semiconductor body of diode, involves forming n-conductive zone by implantation of protons in direction in semiconductor body in depth and by heating body for forming hydrogen-reduced donors |
Family Cites Families (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4821091A (en) * | 1986-07-22 | 1989-04-11 | The United States Of America As Represented By The United States Department Of Energy | Polysilicon photoconductor for integrated circuits |
| US5144165A (en) * | 1990-12-14 | 1992-09-01 | International Business Machines Corporation | CMOS off-chip driver circuits |
| US5766969A (en) * | 1996-12-06 | 1998-06-16 | Advanced Micro Devices, Inc. | Multiple spacer formation/removal technique for forming a graded junction |
| KR100268871B1 (en) * | 1997-09-26 | 2000-10-16 | 김영환 | Method for manufacturing semiconductor device |
| JP2000058822A (en) * | 1998-08-12 | 2000-02-25 | Fujitsu Ltd | Method for manufacturing semiconductor device |
| US6084280A (en) * | 1998-10-15 | 2000-07-04 | Advanced Micro Devices, Inc. | Transistor having a metal silicide self-aligned to the gate |
| US6361874B1 (en) * | 2000-06-20 | 2002-03-26 | Advanced Micro Devices, Inc. | Dual amorphization process optimized to reduce gate line over-melt |
| US6391731B1 (en) * | 2001-02-15 | 2002-05-21 | Chartered Semiconductor Manufacturing Ltd. | Activating source and drain junctions and extensions using a single laser anneal |
-
2004
- 2004-10-15 US US10/966,200 patent/US20060084248A1/en not_active Abandoned
-
2005
- 2005-10-07 TW TW094135239A patent/TWI301636B/en not_active IP Right Cessation
- 2005-10-13 CN CNA2005800327489A patent/CN101032010A/en active Pending
- 2005-10-13 WO PCT/US2005/037168 patent/WO2006044745A2/en not_active Ceased
- 2005-10-13 DE DE112005002313T patent/DE112005002313T5/en not_active Ceased
-
2006
- 2006-05-05 US US11/418,593 patent/US20060202267A1/en not_active Abandoned
Also Published As
| Publication number | Publication date |
|---|---|
| US20060202267A1 (en) | 2006-09-14 |
| TWI301636B (en) | 2008-10-01 |
| TW200623241A (en) | 2006-07-01 |
| CN101032010A (en) | 2007-09-05 |
| WO2006044745A3 (en) | 2006-11-30 |
| DE112005002313T5 (en) | 2007-09-06 |
| US20060084248A1 (en) | 2006-04-20 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6184112B1 (en) | Method of forming a MOSFET transistor with a shallow abrupt retrograde dopant profile | |
| US6368926B1 (en) | Method of forming a semiconductor device with source/drain regions having a deep vertical junction | |
| JP4708563B2 (en) | Method for reducing the effective channel length of a lightly doped drain transistor and method for forming a transistor | |
| US7763505B2 (en) | Method for reducing crystal defects in transistors with re-grown shallow junctions by appropriately selecting crystalline orientations | |
| US7585753B2 (en) | Controlling diffusion in doped semiconductor regions | |
| US20060065937A1 (en) | Short channel effect of MOS devices by retrograde well engineering using tilted dopant implantation into recessed source/drain regions | |
| JP2003526206A (en) | Semiconductor device and manufacturing method | |
| US9653559B2 (en) | Methods to enhance doping concentration in near-surface layers of semiconductors and methods of making same | |
| US7745283B2 (en) | Method of fabricating memory transistor | |
| WO2006044745A2 (en) | Methods of optimization of implant conditions to minimize channeling and structures formed thereby | |
| US7358168B2 (en) | Ion implantation method for forming a shallow junction | |
| US20090004804A1 (en) | Method of fabricating semiconductor devices | |
| JP4942757B2 (en) | Method for forming a semiconductor structure using reduced gate doping | |
| US6258681B1 (en) | Use of a rapid thermal anneal process to control drive current | |
| CN114999904A (en) | Semiconductor structure and method of making the same | |
| US20080160683A1 (en) | Source/drain extensions in nmos devices | |
| US7947559B2 (en) | Method of fabricating semiconductor device | |
| KR20040060550A (en) | source resistance improvement structure of flash memory and its manufacturing method | |
| US20080132023A1 (en) | Semiconductor process | |
| KR100548567B1 (en) | Method for manufacturing field effect transistor | |
| US6720227B1 (en) | Method of forming source/drain regions in a semiconductor device | |
| US20030092249A1 (en) | Lightly-insitu-doped amorphous silicon applied in DRAM gates | |
| US20070298576A1 (en) | Methods of forming bipolar transistors by silicide through contact and structures formed thereby | |
| EP4655825A1 (en) | Silicon carbide transistor with channel counter-doping and pocket-doping | |
| US20090189212A1 (en) | Electronic device having a doped region with a group 13 atom |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| AK | Designated states |
Kind code of ref document: A2 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KM KP KR KZ LC LK LR LS LT LU LV LY MA MD MG MK MN MW MX MZ NA NG NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SM SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW |
|
| AL | Designated countries for regional patents |
Kind code of ref document: A2 Designated state(s): BW GH GM KE LS MW MZ NA SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LT LU LV MC NL PL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG |
|
| 121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
| WWE | Wipo information: entry into national phase |
Ref document number: 1120050023133 Country of ref document: DE |
|
| WWE | Wipo information: entry into national phase |
Ref document number: 200580032748.9 Country of ref document: CN |
|
| RET | De translation (de og part 6b) |
Ref document number: 112005002313 Country of ref document: DE Date of ref document: 20070906 Kind code of ref document: P |
|
| 122 | Ep: pct application non-entry in european phase |
Ref document number: 05812545 Country of ref document: EP Kind code of ref document: A2 |
|
| REG | Reference to national code |
Ref country code: DE Ref legal event code: 8607 |