WO2005109972A3 - Design and method for plating pci express (pcie) edge connector - Google Patents
Design and method for plating pci express (pcie) edge connector Download PDFInfo
- Publication number
- WO2005109972A3 WO2005109972A3 PCT/US2005/014836 US2005014836W WO2005109972A3 WO 2005109972 A3 WO2005109972 A3 WO 2005109972A3 US 2005014836 W US2005014836 W US 2005014836W WO 2005109972 A3 WO2005109972 A3 WO 2005109972A3
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- circuit board
- plating
- printed circuit
- pci express
- edge connector
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/22—Secondary treatment of printed circuits
- H05K3/24—Reinforcing the conductive pattern
- H05K3/241—Reinforcing the conductive pattern characterised by the electroplating method; means therefor, e.g. baths or apparatus
- H05K3/242—Reinforcing the conductive pattern characterised by the electroplating method; means therefor, e.g. baths or apparatus characterised by using temporary conductors on the printed circuit for electrically connecting areas which are to be electroplated
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/11—Printed elements for providing electric connections to or between printed circuits
- H05K1/117—Pads along the edge of rigid circuit boards, e.g. for pluggable connectors
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/09372—Pads and lands
- H05K2201/094—Array of pads or lands differing from one another, e.g. in size, pitch, thickness; Using different connections on the pads
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/0011—Working of insulating substrates or insulating layers
- H05K3/0044—Mechanical working of the substrate, e.g. drilling or punching
- H05K3/0052—Depaneling, i.e. dividing a panel into circuit boards; Working of the edges of circuit boards
Abstract
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/836,576 US7192312B2 (en) | 2004-04-30 | 2004-04-30 | Design and method for plating PCI express (PCIE) edge connector |
US10/836,576 | 2004-04-30 |
Publications (2)
Publication Number | Publication Date |
---|---|
WO2005109972A2 WO2005109972A2 (en) | 2005-11-17 |
WO2005109972A3 true WO2005109972A3 (en) | 2007-05-10 |
Family
ID=35185919
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2005/014836 WO2005109972A2 (en) | 2004-04-30 | 2005-04-29 | Design and method for plating pci express (pcie) edge connector |
Country Status (4)
Country | Link |
---|---|
US (3) | US7192312B2 (en) |
CN (1) | CN100514767C (en) |
TW (1) | TWI301041B (en) |
WO (1) | WO2005109972A2 (en) |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN103327656B (en) * | 2013-06-26 | 2016-11-16 | 惠州Tcl移动通信有限公司 | Communication module and portable terminal |
EP3054534B1 (en) * | 2013-10-02 | 2019-12-11 | Hitachi Automotive Systems, Ltd. | Electronic control device |
US9265947B2 (en) | 2013-11-08 | 2016-02-23 | Boston Scientific Neuromodulation Corporation | Circuit board for an implantable medical device, and method of fabricating and testing |
US10257944B2 (en) * | 2016-12-14 | 2019-04-09 | Micron Technology, Inc. | Board edge connector |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6302700B1 (en) * | 1999-09-10 | 2001-10-16 | Tellabs Operations, Inc. | Circuit board with connector guide |
US6520805B2 (en) * | 1999-04-16 | 2003-02-18 | Sun Microsystems, Inc. | Memory module with offset notches for improved insertion and stability and memory module connector |
US6736660B2 (en) * | 2002-09-23 | 2004-05-18 | Egbon Electronics Ltd. | Memory module connector for horizontal insertion |
US6848927B2 (en) * | 2002-08-23 | 2005-02-01 | Tyco Electronics Amp K.K. | Card connecting structure and card connector used in the same |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59144195A (en) * | 1983-02-08 | 1984-08-18 | 日本メクトロン株式会社 | Through hole pin for laminated circuit board |
JP2734269B2 (en) * | 1991-12-26 | 1998-03-30 | 日本電気株式会社 | Semiconductor manufacturing equipment |
US5407365A (en) * | 1993-10-13 | 1995-04-18 | Lin; Yu-Chuan | Structure for a printed circuit board slot connector |
US6027632A (en) * | 1996-03-05 | 2000-02-22 | Candescent Technologies Corporation | Multi-step removal of excess emitter material in fabricating electron-emitting device |
US6463493B1 (en) * | 1999-03-24 | 2002-10-08 | Dell Products L.P. | Adaptive card-sensitive bus slot method and system |
US6319418B1 (en) | 1999-12-20 | 2001-11-20 | St. Assembly Test Services Pte Ltd. | Zig-zagged plating bus lines |
US6562709B1 (en) * | 2000-08-22 | 2003-05-13 | Charles W. C. Lin | Semiconductor chip assembly with simultaneously electroplated contact terminal and connection joint |
US6660626B1 (en) * | 2000-08-22 | 2003-12-09 | Charles W. C. Lin | Semiconductor chip assembly with simultaneously electrolessly plated contact terminal and connection joint |
-
2004
- 2004-04-30 US US10/836,576 patent/US7192312B2/en active Active
-
2005
- 2005-04-29 TW TW094114005A patent/TWI301041B/en active
- 2005-04-29 CN CNB2005800039119A patent/CN100514767C/en active Active
- 2005-04-29 WO PCT/US2005/014836 patent/WO2005109972A2/en active Application Filing
-
2006
- 2006-12-07 US US11/636,301 patent/US7534145B1/en active Active
-
2007
- 2007-02-06 US US11/671,909 patent/US7341490B2/en active Active
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6520805B2 (en) * | 1999-04-16 | 2003-02-18 | Sun Microsystems, Inc. | Memory module with offset notches for improved insertion and stability and memory module connector |
US6302700B1 (en) * | 1999-09-10 | 2001-10-16 | Tellabs Operations, Inc. | Circuit board with connector guide |
US6848927B2 (en) * | 2002-08-23 | 2005-02-01 | Tyco Electronics Amp K.K. | Card connecting structure and card connector used in the same |
US6736660B2 (en) * | 2002-09-23 | 2004-05-18 | Egbon Electronics Ltd. | Memory module connector for horizontal insertion |
Also Published As
Publication number | Publication date |
---|---|
TW200601919A (en) | 2006-01-01 |
CN100514767C (en) | 2009-07-15 |
TWI301041B (en) | 2008-09-11 |
US7534145B1 (en) | 2009-05-19 |
CN101002366A (en) | 2007-07-18 |
US20070128911A1 (en) | 2007-06-07 |
US7341490B2 (en) | 2008-03-11 |
US7192312B2 (en) | 2007-03-20 |
WO2005109972A2 (en) | 2005-11-17 |
US20050241848A1 (en) | 2005-11-03 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO2004008817A3 (en) | A multi-configuration processor-memory device | |
WO2006033346A1 (en) | Flexible printed wiring board | |
WO2006050286A3 (en) | An apparatus and method for improving printed circuit board signal layer transitions | |
CN1980522B (en) | Optical identifying point manufacture method for printed circuit board | |
EP1970722A3 (en) | Protection Circuit Board for Secondary Battery | |
WO2006042041A3 (en) | High density midplane | |
WO2005011343A3 (en) | Circuit board with embedded components and method of manufacture | |
WO2005092043A3 (en) | Process for fabrication of printed circuit boards | |
EP2012571A3 (en) | Connection structure between printed circuit board and electronic component | |
TW200629998A (en) | Printed circuit board and forming method thereof | |
TW200642538A (en) | Printed circuit board attached with connecting plug terminals, electronic equipment and its manufacturing method | |
WO2005109972A3 (en) | Design and method for plating pci express (pcie) edge connector | |
IL173516A0 (en) | Interconnect system | |
WO2004075421A3 (en) | Broadband high-frequency slip ring system | |
EP1619719A3 (en) | Method of manufacturing a wiring board including electroplating | |
WO2009039263A3 (en) | Thin circuit module and method | |
EP1505857A3 (en) | Printed circuit board assembly with integrated connector | |
US8044305B2 (en) | Circuit board including hybrid via structures | |
EP1813001B1 (en) | Two piece mid-plane | |
CN203691754U (en) | Combined and jointed board based on various kinds of samples | |
JP2004327645A (en) | Printed wiring board | |
WO2008045644A3 (en) | Printed circuit board and a method for imbedding a battery in a printed circuit board | |
WO2004086831A3 (en) | Method and device for electrically and mechanically connecting two printed boards | |
TW200603487A (en) | Connecting design of a flexible circuit board | |
WO2006030352A3 (en) | Electronic device comprising a flexible printed circuit board conductively connected to a metallic stiffener by means of solder |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A2 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KM KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NA NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SM SY TJ TM TN TR TT TZ UA UG UZ VC VN YU ZA ZM ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A2 Designated state(s): GM KE LS MW MZ NA SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LT LU MC NL PL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
WWE | Wipo information: entry into national phase |
Ref document number: 200580003911.9 Country of ref document: CN |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
WWW | Wipo information: withdrawn in national office |
Country of ref document: DE |
|
122 | Ep: pct application non-entry in european phase |