WO2005062509A1 - 送信装置、受信装置、送信方法、受信方法、ならびに、プログラム - Google Patents
送信装置、受信装置、送信方法、受信方法、ならびに、プログラム Download PDFInfo
- Publication number
- WO2005062509A1 WO2005062509A1 PCT/JP2003/016275 JP0316275W WO2005062509A1 WO 2005062509 A1 WO2005062509 A1 WO 2005062509A1 JP 0316275 W JP0316275 W JP 0316275W WO 2005062509 A1 WO2005062509 A1 WO 2005062509A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- unit
- signal
- output
- serial
- parallel
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
- H04L1/0041—Arrangements at the transmitter end
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
- H04L1/0045—Arrangements at the receiver end
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
- H04L1/0056—Systems characterized by the type of code used
- H04L1/0057—Block codes
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L27/00—Modulated-carrier systems
- H04L27/26—Systems using multi-frequency codes
- H04L27/2601—Multicarrier modulation systems
- H04L27/2602—Signal structure
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L27/00—Modulated-carrier systems
- H04L27/26—Systems using multi-frequency codes
- H04L27/2601—Multicarrier modulation systems
- H04L27/2626—Arrangements specific to the transmitter only
- H04L27/26265—Arrangements for sidelobes suppression specially adapted to multicarrier systems, e.g. spectral precoding
Definitions
- the present invention relates to a low-density parity check (LDPC) code, in which a component other than a diagonal component is zero.
- the present invention relates to a transmission device, a reception device, a transmission method, a reception method, and a program for realizing these on a computer, which efficiently perform communication using modulation and demodulation using a certain unitary matrix.
- OFDM Orthogonal Frequency Division Multiplex
- Patent Document 1 Japanese Patent Application Laid-Open No. 2002-185428
- Patent Document 2 Japanese Patent Application Laid-Open No. 2001-285242
- Patent Document 3 Japanese Patent Application Laid-Open No. 10-107776
- Non-Patent Document 1 Masatoshi Yasu, Iwao Sasaki, Convolutional Coded Coheretn and
- Patent Document 1 discloses an invention relating to an OFDM communication system.
- the received OFDM signal is converted to a frequency domain component by fast Fourier transform, the frequency domain component is processed into a timing component, timing information is derived from the timing component, and the timing information is applied to the received OFDM signal and received.
- a disclosed system is disclosed.
- Patent Document 2 discloses an invention related to an OFDM demodulator that receives a signal of a PSK scheme transmitted by an OFDM modulation scheme and transmits information by a phase component and soft-decision-decodes the signal. .
- Patent Document 3 discloses an invention relating to an encoded transmission system using the OFDM scheme and a transmission / reception apparatus.
- OFDM demodulation and demapping are performed on the received OFDM signal
- the inner Dinterleave circuit applies the inner Dinterleave to the OFDM demodulated signal
- the inner demodulator circuit performs the inner Dinterleave OFDM decoding signal Is subjected to inner code decoding
- the inner code decoded signal is subjected to outer deinterleaving by an outer dinterleave circuit
- the inner code decoded signal subjected to outer dinterleaving by the outer code decoder is outer code decoded and output. Is disclosed.
- Non-Patent Document 1 is a paper of a past study conducted by one of the inventors of the present application, and performs spatial and temporal modulation and demodulation using a unitary matrix, and uses a plurality of antennas to calculate the time difference.
- the invention that emits a signal by providing a signal is disclosed.
- the present invention has been made to solve the above problems, and a transmitting apparatus and a receiving apparatus for performing efficient communication using a modulation and demodulation using a unitary matrix in which components other than an LDPC code and a diagonal component are 0 are provided.
- An object is to provide an apparatus, a transmission method, a reception method, and a program for realizing these on a computer.
- DISCLOSURE OF THE INVENTION In order to achieve the above object, the following invention is disclosed in accordance with the principle of the present invention.
- a transmission device includes an encoding unit, a serial-to-parallel conversion unit, a unitary matrix modulation unit, a split unit, an inverse Fourier transform unit, a parallel-serial conversion unit, And a transmitting unit, and are configured as follows.
- the encoder receives an input of a signal to be transmitted, and outputs an encoded signal obtained by performing low-density parity check encoding on the input signal.
- the serial-to-parallel conversion unit receives the input of the output encoded signal, performs serial-to-parallel conversion on the input, and outputs m (m 2) intermediate signals.
- the tutorial matrix modulator modulates the output m intermediate signals into an m-by-m columnary matrix having zero other than the diagonal components, and outputs the resulting matrix.
- the split unit gives each of the diagonal components of the output matrix as an input signal to an input channel of the inverse Fourier transform unit.
- the inverse Fourier transform unit outputs m inverse Fourier transformed signals obtained by performing an inverse Fourier transform on the input signal given to the input channel.
- the parallel-to-serial conversion unit performs parallel-to-serial conversion on the output m inverse Fourier transformed signals and outputs one transmission signal.
- the transmission section transmits the output transmission signal.
- the frequency difference between the channels of the inverse Fourier transform unit is equal to or greater than a predetermined coherent bandwidth.
- a receiving device includes a receiving unit, a serial-to-parallel conversion unit, a Fourier transform unit, an inverse split unit, a unitary matrix 'demodulation unit, a parallel / serial conversion unit, and decoding. , And are configured as follows.
- the receiving unit receives the transmitted transmission signal and outputs this as a reception signal.
- the serial-to-parallel conversion unit performs serial-to-parallel conversion on the output received signal and outputs m (m ⁇ 2) intermediate signals.
- the Fourier transform unit outputs m Fourier-transformed signals obtained by Fourier-transforming the output m intermediate signals.
- the inverse split unit supplies the output m Fourier-transformed signals to the unitary matrix demodulation unit. .
- the unitary matrix demodulation unit determines that the given m Fourier-transformed signals each have a diagonal component and a matrix other than the diagonal component is 0. Demodulate the m-by-m unitary matrix.
- the parallel-to-serial conversion unit performs parallel-to-serial conversion on the demodulated plurality of demodulated signals and outputs this as a serialized signal.
- the decoding unit performs low-density parity check decoding on the output serialized signal and outputs this as a transmitted signal.
- the difference between the frequencies of the channels of the Fourier transform unit is equal to or larger than a predetermined coherent bandwidth.
- a transmission method includes an encoding step, a serial-to-parallel conversion step, a binary matrix modulation step, a split step, an inverse Fourier transform step, a parallel-serial conversion step, And a transmitting step, and are configured as follows.
- an input of a signal to be transmitted is received, and a low-density parity-check encoded signal is output as an encoded signal.
- serial-parallel conversion step the input of the output coded signal is received, and this is serial-parallel converted to output m (m ⁇ 2) intermediate signals.
- the output m intermediate signals are modulated into a unitary matrix of m rows and m columns in which the values other than the diagonal components are 0, and the obtained matrix is output.
- each of the diagonal components of the output matrix is provided as an input signal to an input channel of the inverse Fourier transform.
- m inverse Fourier transformed signals obtained by performing an inverse Fourier transform on the input signal given to the input channel of the inverse Fourier transform are output.
- the output HI inverse Fourier transformed signals are parallel-serial converted to output one transmission signal.
- the output transmission signal is transmitted.
- the frequency difference between the channels of the inverse Fourier transform in the inverse Fourier transform step is equal to or greater than a predetermined coherent bandwidth.
- a receiving method includes a receiving step, a serial / parallel converting step, a Fourier transforming step, an inverse splitting step, a unitary matrix demodulating step, a parallel / serial converting step, and a decoding step. And configured as follows.
- the transmitted transmission signal is received, and this is output as a reception signal.
- the output received signal is serial-parallel converted to output m (m ⁇ 2) intermediate signals.
- the output m Fourier-transformed signals are given to the unitary matrix demodulation step.
- the unitary matrix demodulation step from the matrix of m rows and m columns in which each of the given m Fourier-transformed signals is a diagonal component and the non-diagonal components are 0, the non-diagonal components are 0. Demodulate a m-by-m unitary matrix.
- the demodulated plurality of demodulated signals are subjected to parallel-to-serial conversion and output as serialized signals.
- the output serialized signal is subjected to low-density parity check decoding and output as a transmitted signal.
- the frequency of the Fourier transform channels in the Fourier transform step Each difference is equal to or greater than a predetermined coherent band width.
- a transmission device includes an encoding unit, a serial-to-parallel conversion unit, a plurality of unitary matrix modulation units, a split unit, an inverse Fourier transform unit, a parallel-serial conversion unit, and a transmission unit. , And are configured as follows.
- the encoding unit receives an input of a signal to be transmitted and converts the input to a low-density signal. It outputs an encoded signal that has been subjected to Reticue encoding.
- the serial-to-parallel conversion unit receives the input of the output encoded signal, performs serial-to-parallel conversion on the input, and outputs m X n (m ⁇ 2, n ⁇ 1) intermediate signals.
- each of the plurality of unitary matrix modulating units converts any m of the output m ⁇ n intermediate signals into a m-by-m unitary matrix that has zero overlap and no diagonal components. Modulate and output the resulting matrix.
- the split unit gives each of the diagonal components of the output matrix as an input signal to an input channel of the inverse Fourier transform unit.
- the inverse Fourier transform unit outputs m inverse Fourier transformed signals obtained by performing an inverse Fourier transform on the input signal given to the input channel.
- the parallel-to-serial conversion unit performs parallel-to-serial conversion on the output m inverse Fourier transformed signals and outputs one transmission signal.
- the transmission section transmits the output transmission signal.
- the difference in frequency between the channels to which the diagonal components of the matrix output from the plurality of unitary matrix modulators are given is all equal to or greater than the predetermined coherent bandwidth.
- the diagonal components (where 0 ⁇ Kn, 0j ⁇ m) of the j-th row and the j-th column of the matrix output by the i-th one among the plurality of digital matrix modulators are , J x m + i-th input channel of the inverse Fourier transform unit.
- a receiving device includes a receiving unit, a serial-to-parallel conversion unit, a Fourier transform unit, an inverse split unit, a plurality of binary matrix demodulation units, a parallel-serial conversion unit, And a decoding unit, and are configured as follows.
- the receiving unit receives the transmitted transmission signal and outputs this as a reception signal. .
- the serial-to-parallel conversion unit performs serial-to-parallel conversion on the output received signal and outputs m X n (m ⁇ 2, n ⁇ 1) intermediate signals.
- the Fourier transform unit outputs m X n Fourier-transformed signals obtained by Fourier transforming the output m X n intermediate signals.
- the inverse splitting unit supplies the output m X n Fourier-transformed signals to each of the unitary matrix demodulation units n by n without duplication.
- each of the plurality of unitary matrix demodulators calculates a diagonal component from an m-by-m matrix in which each of the given m Fourier-transformed signals is a diagonal component and the other components are 0. Demodulates a m-by-m unitary matrix where 0 is otherwise. Further, the parallel-to-serial converter converts the demodulated plurality of demodulated signals from parallel to serial, and outputs this as a serialized signal.
- the decoding unit performs low-density parity check decoding on the output serialized signal, and outputs this as a transmitted signal.
- the frequency difference between the channels that output the Fourier transformed signals applied to each of the plurality of unitary matrix demodulators is greater than or equal to a predetermined coherent bandwidth.
- each of the plurality of unitary matrix demodulation units is a m-by-m unitary matrix in which the elements other than the diagonal components are 0, and each of a plurality of predetermined unitary matrices determined in advance.
- Each of the given m Fourier-transformed signals is a diagonal component and a matrix of m rows and m columns in which the non-diagonal components are 0, and is compared with each other to obtain the predetermined plurality of unitary matrices.
- the one with the smallest Euclidean distance can be selected, and the selected one can be configured as the result of demodulation.
- the i-th The diagonal element of the j-th row and j-th column of the matrix to be compared with the eyes (however, 0 ⁇ i ⁇ n, 0j ⁇ m3, output from the jXm + i-th output channel of the inverse Fourier transform unit) It can be configured as such.
- a program according to another aspect of the present invention is configured to cause a computer to function as each unit of the transmission device.
- a program according to another aspect of the present invention is configured to cause a computer to function as each unit of the receiving device.
- the transmission device, the reception device, the transmission method, and the reception method of the present invention can be realized by causing a computer capable of communicating with another device to execute the program of the present invention.
- an information recording medium on which the program of the present invention is recorded can be distributed and sold independently of the computer. Further, the program of the present invention can be transmitted, distributed, and sold via a computer communication network such as the Internet.
- FIG. 1 is a schematic diagram of a transmission device that performs the simplest unitary matrix modulation.
- FIG. 2 is a schematic diagram showing a schematic configuration of a transmitting apparatus in which an LPC code, an OFDM technique, and a unitary matrix modulation are combined.
- FIG. 3 is an explanatory diagram showing a description of the split processing.
- FIG. 4 is a schematic diagram showing a schematic configuration of a receiving device paired with the transmitting device shown in FIG.
- FIG. 5 is a schematic diagram illustrating a schematic configuration of a transmission device according to another embodiment.
- FIG. 6 is a schematic diagram showing a schematic configuration of a receiving device according to another embodiment.
- FIG. 7 is a schematic diagram illustrating a schematic configuration of a split process according to another embodiment.
- FIG. 8 is an explanatory diagram showing an example of a graph corresponding to the LDP C code.
- FIG. 9 is a flowchart showing the flow of control of the LDP C decoding process in the receiving device.
- FIG. 10 is a graph showing experimental results. BEST MODE FOR CARRYING OUT THE INVENTION
- the best embodiment for carrying out the present invention will be described.
- the embodiment is an example for description and is in accordance with the principle of the present invention.
- Other embodiments are also within the scope of the original date.
- S a "unitary matrix".
- a unitary matrix in which all components other than the diagonal components are 0 is used.
- the unitary matrix modulation means that when there are two signals (each element value corresponds to one signal) shown in [Equation 5] to [Equation 8], it is associated with this.
- the matrix shown in [Equation 1] to [Equation 4] is output as a modulation result, and the unitary matrix demodulation performs the reverse operation.
- FIG. 1 is a configuration diagram of a transmission device that performs the simplest matrix modulation. Hereinafter, description will be made with reference to this figure.
- a signal to be transmitted is input to the serial-parallel conversion unit 102 at a rate of f bits per unit time.
- the serial-to-parallel conversion unit 102 converts this into two parallel signals. Therefore, the output rate of each intermediate signal is f / 2 per unit time.
- unitary matrix modulator 103 receives two intermediate signals and outputs two modulated signals. Then, when the unitary matrix modulator 103 views the two input intermediate signals as vertical vectors ([Equation 5] to [Equation 8]), the corresponding matrix ([Equation 1] ] To [Equation 4]).
- each superimposing section 104 superimposes each modulated signal on a carrier having a different carrier frequency.
- the value of each element of the unitary matrix is generally a complex number, and the phase of the superposition result changes.
- each antenna 105 outputs each signal.
- the unitary matrix output by unitary matrix modulator 105 is 0 except for the diagonal components. Therefore, in the above embodiment, when one of the antennas 105 emits a signal (the transmission power is non-zero), all the other antennas 105 emit a signal. No (transmission power is 0). In this way, one signal is developed and transmitted on the time axis and the space axis respectively.
- antennas 105 emit signals exclusively from each other, That is, compression on the time axis is considered by using the fact that all diagonal components of the unitary matrix output by the unitary matrix modulator 103 are 0. Further, in the embodiment shown in FIG. 1, the number of antennas 105 is required as many as the number of dimensions of the search matrix, but it is necessary to reduce the number of antennas 105 to one. Think. The technology applied for this is OFDM technology.
- FIG. 2 shows a schematic configuration of a transmitting apparatus that combines OFDM technology and unitary matrix modulation.
- the transmitting apparatus 101 differs from the embodiment shown in FIG. 1 in that the signal to be transmitted by the encoding unit 201 is subjected to LPC encoding and output as an encoded signal. Details of the L DPC code will be described later.
- the serial-to-parallel converter 102 performs serial-to-parallel conversion of the signal into two intermediate signals.
- the unitary matrix modulator 103 receives two intermediate signals and outputs two modulated signals. Then, when the input matrix signal is viewed as a vertical vector ([Equation 5] to [Equation 8]), the corresponding matrix ([Eq. 1] [Equation 4]) is output.
- FIG. 3 illustrates the processing of the split unit 111.
- the split unit 1 11 1 outputs the value of the element at the i-th row and the i-th column of the matrix for the i-th signal. That is, in the above example, the split unit 111 outputs [Equation 9].
- each output may be further exchanged. When the split processing is completed, this is given to the inverse Fourier transform unit 112.
- the unitary matrix modulation unit 103 outputs not the unitary matrix itself but only the diagonal components of the unitary matrix.
- the split unit 111 is not necessary, and the output of the unitary matrix modulator 103 is directly supplied to the inverse Fourier transform unit 112. Will be given.
- the matrix of [Equation 1] to [Equation 4] instead of the matrix of [Equation 1] to [Equation 4], the following vectors of [Equation 10] to [Equation 13] are used.
- the inverse Fourier transform unit 112 performs an inverse Fourier transform on the input signal group in the same manner as ordinary OFDM communication. It is desirable that the frequency difference between channels (subcarriers of OFDM communication) of the inverse Fourier transform performed in the inverse Fourier transform unit 112 be equal to or larger than a predetermined: ⁇ -herent bandwidth.
- the coherent bandwidth is the frequency difference between channels that have similar channel responses due to the delayed wave. The longer the delay time of the delayed wave, the narrower the coherent bandwidth of the channel and the shorter the delay time of the delayed wave For example, the coherent band width of the channel becomes wider.
- the constant 50 in this equation is a coefficient for calculating the coherent bandwidth, and is a constant similar to a so-called safety coefficient.
- the frequency difference between adjacent channels (subcarriers) is sufficiently larger than the coherent bandwidth.
- the coherent bandwidth can be obtained from that.
- the output signal is subjected to parallel / serial conversion by the parallel / serial converter 113 to form one signal, and the transmitter 114 transmits this signal from one antenna 105.
- This step is similar to a normal OFDM transmission.
- FIG. 4 is a schematic diagram showing a schematic configuration of a receiving device paired with transmitting device 101 shown in FIG.
- description will be made with reference to this figure.
- the receiving section 4003 of the receiving apparatus 401 receives the signal transmitted from the transmitting apparatus 101 via the antenna 402.
- the serial-to-parallel converter 404 performs serial-to-parallel conversion on the received signal, and outputs two intermediate signals.
- This value of “2” is based on the use of a unitary matrix modulation of 2 rows and 2 columns in the unitary matrix modulation used in the transmitting apparatus 101, and when using a unitary matrix of m rows and m columns, m values are used. An intermediate signal will be output.
- the Fourier transform unit 405 performs a Fourier transform on the intermediate signal as in the normal OFDM communication, and outputs two Fourier-transformed signals.
- the Fourier transform unit 405 is a pair with the inverse Fourier transform unit 111 of the transmitting apparatus 101, and has a frequency difference of each channel (subcarrier) (bandwidth of each channel (subcarrier)). ) Is greater than the coherent bandwidth as described above.
- the signal output here should be the one of [Equation 10] to [Equation 13] or a deviation (in proportion to). In reality, these signals deviate due to the influence of the radio wave propagation path.
- the inverse split section 406 determines which of the following equations [Equation 10] to [Equation 13] is closest to the Fourier-transformed signal, and determines the vector determined to be the closest. Ask. Although “closeness” is typically determined by the Euclidean distance between vectors, various calculation methods of “distance” can be adopted, such as the sum of absolute values of differences between components of the vector.
- the unitary matrix demodulation unit 407 uses the vectors ([Equation 1] to [Equation 1] to [Equation 1] to [Equation 1] to [Equation 1] to [Equation 1] to [Equation 8] in the above example) that are previously associated with the unitary matrices ([Equation 5] to [Equation 8] in the above example) output by the inverse splitting unit. The number 4]) is output.
- the parallel / serial conversion unit 408 performs parallel / serial conversion on the vector output from the unitary matrix demodulation unit 407 and outputs the result.
- the decryption unit 202 ⁇ LDP decodes the parallel-serial converted signal and outputs it as a transmitted signal. Details of the LDPC code will be described later.
- each channel (subcarrier) can be used.
- the bandwidth is often fixed. Therefore, if the above bandwidth is narrower than the coherent bandwidth obtained as described above, the frequency difference of the frequency band of each channel is expanded by skipping every few channels and using them. Can be.
- FIG. 5 is an explanatory diagram showing a schematic configuration of the transmitting device according to the present embodiment
- FIG. 6 is an explanatory diagram showing a schematic configuration of the receiving device according to the present embodiment. , Are denoted by the same reference numerals.
- coding section 201 receives an input of a signal to be transmitted, and performs LPC coding on the input. Details of the LDP C encoding will be described later.
- the serial-to-parallel converter 102 receives the input of the LDPC-encoded signal, performs serial-to-parallel conversion on the signal, and outputs mxn (m ⁇ 2, n ⁇ 1) intermediate signals. This intermediate signal, in order, a. , Ai ,..., an x ⁇ .
- each of the plurality of unitary matrix modulators 103 does not overlap any m of the output m ⁇ n intermediate signals, and has m rows and m columns of units other than the diagonal components. Modulate into a matrix and output the resulting matrix.
- the i-th unitary matrix modulator 103 has intermediate signals ai xm, ai X m + 1 ,..., Ai will be given.
- split section 104 supplies each of the diagonal components of the output matrix to the input channel of inverse Fourier transform section 105 as an input signal.
- the diagonal components output from the same unitary matrix modulator 103 are output.
- Ru, ⁇ ⁇ ⁇ , ⁇ ,, ⁇ ,-!,..., should be given to input channels whose frequencies are as far apart as possible.
- the difference between the frequencies is set to be equal to or larger than the coherent bandwidth.
- This condition is a looser condition than the above embodiment. That is, in the above embodiment, it is required that the frequency difference is equal to or larger than the coherent bandwidth for all the combinations of the input channels.
- the same unitary matrix modulator 103 is used. To the input channel to which the diagonal component output from Therefore, it is sufficient if the frequency difference is equal to or greater than the coherent node width. This setting can be made because the signals (diagonal components) output from the same matrix-modulating section 103 are similar in channel / res S response.
- the input channels of the inverse Fourier transform unit 105 are arranged in the order of their frequencies; , Ci, Cm.
- Figure 7 (a) shows how to give such a signal.
- a diagonal component ry may be given to (3 ⁇ 4) for a predetermined one or more constants k.
- This situation is shown in Fig. 7 (b).
- the inverse Fourier transform unit 105 of the input channels in part (Cj (m + t) +1+ l ⁇ Cj (m + k) channel corresponding to + i + kl), may not provide the output of Yunitari matrix modulating unit 1 0 5 Therefore, the value is typically given as 0.
- a known signal is given to some of these input channels, and the channel is used for transmitting a pilot signal.
- the receiving device 401 can synchronize with the pilot signal and perform processing such as performing various signal compensation.
- the inverse Fourier transform unit 105 outputs a plurality of inverse Fourier transformed signals obtained by performing an inverse Fourier transform on the input signal given to the input channel.
- the parallel-serial conversion unit 106 performs parallel-serial conversion on the output plurality of inverse Fourier-transformed signals, and outputs one transmission signal.
- transmitting section 107 transmits the output transmission signal.
- the receiving device 401 corresponding to the transmitting device 101 includes a receiving unit 4003, Serial-parallel converter 404, Fourier transformer 405, inverse splitter 406, plural unitary matrix demodulators 407, parallel-serial converter 408, and decoder 20 2 and are configured as follows.
- Receiving section 4003 receives the transmitted transmission signal via antenna 402 and outputs this as a reception signal.
- serial-to-parallel converter 404 performs serial-to-parallel conversion on the output received signal and outputs m X n (m ⁇ 2, n ⁇ 1) intermediate signals.
- Fourier transform section 405 outputs m X n Fourier-transformed signals obtained by Fourier-transforming the output Hi X n intermediate signals.
- the inverse split unit 406 supplies the output m X n Fourier-transformed signals to each of the unitary matrix demodulation units 407 without overlapping n units. This correspondence relationship is opposite to that in the transmitting device 101. In the example shown in FIG. 7, if the arrow indicating the direction in which the signal is given is reversed, the reverse split processing is performed.
- each of the plurality of unitary matrix demodulation sections 407 is based on a matrix of m rows and m columns in which each of the given m Fourier-transformed signals is a diagonal component and the rest is 0. Demodulates a m-by-m unitary matrix whose other components are 0.
- Euclidean distance between the smallest Euclidean distance that is, the "vector consisting of the diagonal components of a predetermined matrix” and the “vector containing each of the Fourier-transformed signals as components” Selects the smallest one, and outputs the signal associated with this as the demodulated signal.
- [Equation 1 4] is "a matrix of m rows and Hi columns in which each of the Fourier-transformed signals is a diagonal component and other than the diagonal component is 0"
- [Equation 1] to [Equation 1] to [ Of Eq. 4] the one with the closest Euclidean distance is the unitary matrix shown in Eq. 1, so the demodulated signal is Eq. [Number 1 4]
- the parallel / serial conversion unit 407 performs parallel / serial conversion on the demodulated plural demodulated signals
- the decoding unit 202 performs LDPC decoding on the demodulated signals and outputs them as transmitted signals.
- the selection of the unitary matrix in which the diagonal components other than the diagonal components are 0 in the transmitting device 101 and the receiving device 401 and the association between the signal and the unitary matrix are described in ⁇ Unitary unit modulating unit 103 ''.
- the same one or a different one may be selected.
- the "Yunitari matrix modulating unit 1 0 3 with the corresponding Yunitari matrix demodulator 4 0 7" adjacent may be employed to select and correspondence different Yunitari matrix.
- the L DPC code is a code whose gender is known to be very close to Shannon's limit.
- L DPC codes are linear codes obtained from a sparse bipartite graph.
- FIG. 8 is an explanatory diagram showing an example of such a graph.
- the following procedure can be used to obtain a linear code with block length n and dimensions at least nr from this graph. .
- the graph thus formed can be represented by an adjacency matrix. That is, the matrix H is an n-row r-column binary progression matrix (a matrix in which the value of each element is 0 or 1). The element of the j-th row and the i-th column is the i-th check node and the j-th The value is 1 if the message node is connected with the graph, and 0 otherwise. Therefore, this matrix H can be expressed as [Equation 16]. [Number 1 6]
- This matrix H is called a parity check matrix for codeword c.
- FIG. 9 is a flowchart showing a control flow of the processing of the LDP C decoding. Hereinafter, description will be made with reference to this figure.
- parity check matrix H of n rows and r columns, the number of occurrences of 1 in each column is assumed to be t.
- Such a parity check matrix is called “(r, n, t) LDPC code”.
- the minimum distance of the LDPC code is large in proportion to the block length n. At least one (r, n, t) LDP C code exists.
- the rate at which the minimum distance increases is determined by the force determined by the number of non-zero elements, that is, by the value obtained by dividing t by n.
- ⁇ i 1 ⁇ ( ⁇ (y, IO) ⁇ (yll) ⁇
- the rate of occurrence of 0 is ⁇ ( yi
- This i is called "local LLR". It is said to be “local” because i is defined by the ith received symbol. That is, the matrix H is coded by considering each row as a transmitted symbol and arranging the symbols in series from the first row to the nth row. Since the following processing is performed using a computer, in addition to the parity check matrix H, the temporarily used matrix,] 3, and z for storing the decoding result are stored in memory such as RAM. Therefore, for ease of understanding, let the elements of column j and row i (l ⁇ j ⁇ r, l ⁇ i ⁇ n) of these elements be represented as, for example, H [j, i].
- the reverse slash means “the set obtained by removing the element on the right side from the set on the left side of the reverse slash”. Therefore, in the case of [Equation 1 7], i ' ⁇ i is obtained.
- step S9006 the parity of z is checked. That is, H ⁇ ⁇ is calculated by transposing the vector z into the matrix H, and it is checked whether the result is a zero vector.
- step S906 If the parity of ⁇ matches (step S906; Yes), the obtained z is output as a result of decoding (step S907), and this processing ends.
- step S 906 if the parity does not match, the process returns to step S 902 (step S 906; N o) 0
- Step S902 When the repetition of L times is completed (Step S902; Yes), z obtained at that time is output as a result of decoding (Step S908), and this processing ends.
- FIG. 10 is a graph showing the results of examining the performance of this system by computer simulation under the following specifications.
- the horizontal axis is Eb / No
- the vertical axis is BER (Bit Error Rate)
- the number of repetitions of steps S 902 to S 906 on the receiving side L force S 1, 2, 5, 10 The results for the case of 50 times and the case of not performing LDP C encoding (U) are shown.
- the (128,64,7) LDPC code was used, the number of subcarriers was set to 128, and the diagonal component was split to a value equal to or greater than the coherent bandwidth.
- transmitters and receivers can be realized by applying software to various computers, FPGAs (Field Programmable Gate Arrays), and DSPs (Digital Signal Processors) by using technologies such as software radio.
- FPGAs Field Programmable Gate Arrays
- DSPs Digital Signal Processors
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Physics & Mathematics (AREA)
- Spectroscopy & Molecular Physics (AREA)
- Radio Transmission System (AREA)
Description
Claims
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/582,815 US7633850B2 (en) | 2003-12-18 | 2003-12-18 | Transmitter, receiver, transmitting method, receiving method, and program |
JP2005512316A JP4366506B2 (ja) | 2003-12-18 | 2003-12-18 | 送信装置、受信装置、送信方法、受信方法、ならびに、プログラム |
PCT/JP2003/016275 WO2005062509A1 (ja) | 2003-12-18 | 2003-12-18 | 送信装置、受信装置、送信方法、受信方法、ならびに、プログラム |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
PCT/JP2003/016275 WO2005062509A1 (ja) | 2003-12-18 | 2003-12-18 | 送信装置、受信装置、送信方法、受信方法、ならびに、プログラム |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2005062509A1 true WO2005062509A1 (ja) | 2005-07-07 |
Family
ID=34708585
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2003/016275 WO2005062509A1 (ja) | 2003-12-18 | 2003-12-18 | 送信装置、受信装置、送信方法、受信方法、ならびに、プログラム |
Country Status (3)
Country | Link |
---|---|
US (1) | US7633850B2 (ja) |
JP (1) | JP4366506B2 (ja) |
WO (1) | WO2005062509A1 (ja) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7633850B2 (en) | 2003-12-18 | 2009-12-15 | National Institute Of Information And Communications Technology | Transmitter, receiver, transmitting method, receiving method, and program |
Families Citing this family (70)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100943514B1 (ko) * | 2007-12-18 | 2010-02-22 | 한국전자통신연구원 | 역행렬의 행벡터 크기 비교 장치 및 방법 |
US8374229B2 (en) * | 2008-02-26 | 2013-02-12 | Siemens Aktiengesellschaft | Method for the detection and generation of a useful signal and associated devices and communications system |
US8593933B2 (en) * | 2010-04-27 | 2013-11-26 | Qualcomm Incorporated | Modified spatial diversity schemes for coverage enhancement |
US9288089B2 (en) | 2010-04-30 | 2016-03-15 | Ecole Polytechnique Federale De Lausanne (Epfl) | Orthogonal differential vector signaling |
US9288082B1 (en) | 2010-05-20 | 2016-03-15 | Kandou Labs, S.A. | Circuits for efficient detection of vector signaling codes for chip-to-chip communication using sums of differences |
US9077386B1 (en) | 2010-05-20 | 2015-07-07 | Kandou Labs, S.A. | Methods and systems for selection of unions of vector signaling codes for power and pin efficient chip-to-chip communication |
US9362962B2 (en) | 2010-05-20 | 2016-06-07 | Kandou Labs, S.A. | Methods and systems for energy-efficient communications interface |
US9083576B1 (en) | 2010-05-20 | 2015-07-14 | Kandou Labs, S.A. | Methods and systems for error detection and correction using vector signal prediction |
US9300503B1 (en) | 2010-05-20 | 2016-03-29 | Kandou Labs, S.A. | Methods and systems for skew tolerance in and advanced detectors for vector signaling codes for chip-to-chip communication |
US9479369B1 (en) | 2010-05-20 | 2016-10-25 | Kandou Labs, S.A. | Vector signaling codes with high pin-efficiency for chip-to-chip communication and storage |
US9450744B2 (en) | 2010-05-20 | 2016-09-20 | Kandou Lab, S.A. | Control loop management and vector signaling code communications links |
US9564994B2 (en) | 2010-05-20 | 2017-02-07 | Kandou Labs, S.A. | Fault tolerant chip-to-chip communication with advanced voltage |
US9985634B2 (en) | 2010-05-20 | 2018-05-29 | Kandou Labs, S.A. | Data-driven voltage regulator |
US9596109B2 (en) | 2010-05-20 | 2017-03-14 | Kandou Labs, S.A. | Methods and systems for high bandwidth communications interface |
US9251873B1 (en) | 2010-05-20 | 2016-02-02 | Kandou Labs, S.A. | Methods and systems for pin-efficient memory controller interface using vector signaling codes for chip-to-chip communications |
US9246713B2 (en) | 2010-05-20 | 2016-01-26 | Kandou Labs, S.A. | Vector signaling with reduced receiver complexity |
US8539318B2 (en) | 2010-06-04 | 2013-09-17 | École Polytechnique Fédérale De Lausanne (Epfl) | Power and pin efficient chip-to-chip communications with common-mode rejection and SSO resilience |
US9401828B2 (en) | 2010-05-20 | 2016-07-26 | Kandou Labs, S.A. | Methods and systems for low-power and pin-efficient communications with superposition signaling codes |
US9106238B1 (en) | 2010-12-30 | 2015-08-11 | Kandou Labs, S.A. | Sorting decoder |
US8593305B1 (en) | 2011-07-05 | 2013-11-26 | Kandou Labs, S.A. | Efficient processing and detection of balanced codes |
US9667379B2 (en) | 2010-06-04 | 2017-05-30 | Ecole Polytechnique Federale De Lausanne (Epfl) | Error control coding for orthogonal differential vector signaling |
US9275720B2 (en) | 2010-12-30 | 2016-03-01 | Kandou Labs, S.A. | Differential vector storage for dynamic random access memory |
US9268683B1 (en) | 2012-05-14 | 2016-02-23 | Kandou Labs, S.A. | Storage method and apparatus for random access memory using codeword storage |
WO2014113727A1 (en) | 2013-01-17 | 2014-07-24 | Kandou Labs, S.A. | Methods and systems for chip-to-chip communication with reduced simultaneous switching noise |
CN105122758B (zh) | 2013-02-11 | 2018-07-10 | 康杜实验室公司 | 高带宽芯片间通信接口方法和系统 |
CN110166217B (zh) | 2013-04-16 | 2022-05-17 | 康杜实验室公司 | 高带宽通信接口方法和系统 |
CN105393512B (zh) | 2013-06-25 | 2019-06-28 | 康杜实验室公司 | 具有低接收器复杂度的向量信令 |
US9106465B2 (en) | 2013-11-22 | 2015-08-11 | Kandou Labs, S.A. | Multiwire linear equalizer for vector signaling code receiver |
US9806761B1 (en) | 2014-01-31 | 2017-10-31 | Kandou Labs, S.A. | Methods and systems for reduction of nearest-neighbor crosstalk |
US9369312B1 (en) | 2014-02-02 | 2016-06-14 | Kandou Labs, S.A. | Low EMI signaling for parallel conductor interfaces |
EP4236217A3 (en) | 2014-02-02 | 2023-09-13 | Kandou Labs SA | Method and apparatus for low power chip-to-chip communications with constrained isi ratio |
CN106105123B (zh) | 2014-02-28 | 2019-06-28 | 康杜实验室公司 | 用于发送时钟嵌入式向量信令码的方法和系统 |
US11240076B2 (en) | 2014-05-13 | 2022-02-01 | Kandou Labs, S.A. | Vector signaling code with improved noise margin |
US9509437B2 (en) | 2014-05-13 | 2016-11-29 | Kandou Labs, S.A. | Vector signaling code with improved noise margin |
US9148087B1 (en) | 2014-05-16 | 2015-09-29 | Kandou Labs, S.A. | Symmetric is linear equalization circuit with increased gain |
US9852806B2 (en) | 2014-06-20 | 2017-12-26 | Kandou Labs, S.A. | System for generating a test pattern to detect and isolate stuck faults for an interface using transition coding |
US9112550B1 (en) | 2014-06-25 | 2015-08-18 | Kandou Labs, SA | Multilevel driver for high speed chip-to-chip communications |
US9900186B2 (en) | 2014-07-10 | 2018-02-20 | Kandou Labs, S.A. | Vector signaling codes with increased signal to noise characteristics |
US9432082B2 (en) | 2014-07-17 | 2016-08-30 | Kandou Labs, S.A. | Bus reversable orthogonal differential vector signaling codes |
US9444654B2 (en) | 2014-07-21 | 2016-09-13 | Kandou Labs, S.A. | Multidrop data transfer |
CN106576087B (zh) | 2014-08-01 | 2019-04-12 | 康杜实验室公司 | 带内嵌时钟的正交差分向量信令码 |
US9674014B2 (en) | 2014-10-22 | 2017-06-06 | Kandou Labs, S.A. | Method and apparatus for high speed chip-to-chip communications |
WO2016210445A1 (en) | 2015-06-26 | 2016-12-29 | Kandou Labs, S.A. | High speed communications system |
US20170109233A1 (en) * | 2015-10-20 | 2017-04-20 | Sandisk Technologies Inc. | Data encoding using an adjoint matrix |
US9557760B1 (en) | 2015-10-28 | 2017-01-31 | Kandou Labs, S.A. | Enhanced phase interpolation circuit |
US9577815B1 (en) | 2015-10-29 | 2017-02-21 | Kandou Labs, S.A. | Clock data alignment system for vector signaling code communications link |
US10055372B2 (en) | 2015-11-25 | 2018-08-21 | Kandou Labs, S.A. | Orthogonal differential vector signaling codes with embedded clock |
EP3408935B1 (en) | 2016-01-25 | 2023-09-27 | Kandou Labs S.A. | Voltage sampler driver with enhanced high-frequency gain |
US10003454B2 (en) | 2016-04-22 | 2018-06-19 | Kandou Labs, S.A. | Sampler with low input kickback |
CN115051705A (zh) | 2016-04-22 | 2022-09-13 | 康杜实验室公司 | 高性能锁相环 |
WO2017189931A1 (en) | 2016-04-28 | 2017-11-02 | Kandou Labs, S.A. | Vector signaling codes for densely-routed wire groups |
CN109417521B (zh) | 2016-04-28 | 2022-03-18 | 康杜实验室公司 | 低功率多电平驱动器 |
US10153591B2 (en) | 2016-04-28 | 2018-12-11 | Kandou Labs, S.A. | Skew-resistant multi-wire channel |
US10536314B2 (en) * | 2016-06-03 | 2020-01-14 | Centre Of Excellence In Wireless Technology | OFDMA apparatus and method thereof for performing OFDM based communication in wireless communication system |
US9906358B1 (en) | 2016-08-31 | 2018-02-27 | Kandou Labs, S.A. | Lock detector for phase lock loop |
US10411922B2 (en) | 2016-09-16 | 2019-09-10 | Kandou Labs, S.A. | Data-driven phase detector element for phase locked loops |
US10200188B2 (en) | 2016-10-21 | 2019-02-05 | Kandou Labs, S.A. | Quadrature and duty cycle error correction in matrix phase lock loop |
US10200218B2 (en) | 2016-10-24 | 2019-02-05 | Kandou Labs, S.A. | Multi-stage sampler with increased gain |
US10372665B2 (en) | 2016-10-24 | 2019-08-06 | Kandou Labs, S.A. | Multiphase data receiver with distributed DFE |
US10666297B2 (en) | 2017-04-14 | 2020-05-26 | Kandou Labs, S.A. | Pipelined forward error correction for vector signaling code channel |
US10693473B2 (en) | 2017-05-22 | 2020-06-23 | Kandou Labs, S.A. | Multi-modal data-driven clock recovery circuit |
US10116468B1 (en) | 2017-06-28 | 2018-10-30 | Kandou Labs, S.A. | Low power chip-to-chip bidirectional communications |
US10686583B2 (en) | 2017-07-04 | 2020-06-16 | Kandou Labs, S.A. | Method for measuring and correcting multi-wire skew |
US10693587B2 (en) | 2017-07-10 | 2020-06-23 | Kandou Labs, S.A. | Multi-wire permuted forward error correction |
US10203226B1 (en) | 2017-08-11 | 2019-02-12 | Kandou Labs, S.A. | Phase interpolation circuit |
US10326623B1 (en) | 2017-12-08 | 2019-06-18 | Kandou Labs, S.A. | Methods and systems for providing multi-stage distributed decision feedback equalization |
US10467177B2 (en) | 2017-12-08 | 2019-11-05 | Kandou Labs, S.A. | High speed memory interface |
CN111684772B (zh) | 2017-12-28 | 2023-06-16 | 康杜实验室公司 | 同步切换多输入解调比较器 |
US10554380B2 (en) | 2018-01-26 | 2020-02-04 | Kandou Labs, S.A. | Dynamically weighted exclusive or gate having weighted output segments for phase detection and phase interpolation |
WO2024049482A1 (en) | 2022-08-30 | 2024-03-07 | Kandou Labs SA | Pre-scaler for orthogonal differential vector signalling |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2815343B2 (ja) | 1996-10-01 | 1998-10-27 | 株式会社次世代デジタルテレビジョン放送システム研究所 | 符号化伝送方式とその送受信装置 |
JP3535344B2 (ja) * | 1997-05-30 | 2004-06-07 | 松下電器産業株式会社 | マルチキャリア伝送方法及びデータ送信装置並びに移動局装置及び基地局装置 |
US6363121B1 (en) * | 1998-12-07 | 2002-03-26 | Lucent Technologies Inc. | Wireless transmission method for antenna arrays using unitary space-time signals |
JP2001285242A (ja) | 2000-03-30 | 2001-10-12 | Seiko Epson Corp | Ofdm復調方法及びofdm復調装置 |
US6754170B1 (en) | 2000-09-29 | 2004-06-22 | Symbol Technologies, Inc. | Timing synchronization in OFDM communications receivers |
US7649953B2 (en) * | 2003-02-13 | 2010-01-19 | Ntt Docomo, Inc. | Differential multiple-length transmit and reception diversity |
JP4366506B2 (ja) | 2003-12-18 | 2009-11-18 | 独立行政法人情報通信研究機構 | 送信装置、受信装置、送信方法、受信方法、ならびに、プログラム |
KR20050072629A (ko) * | 2004-01-07 | 2005-07-12 | 재단법인서울대학교산학협력재단 | 다중격자상 부호화된 차동 유니터리 시공간 변조 방법 |
KR100603200B1 (ko) * | 2005-02-18 | 2006-07-24 | 삼성전자주식회사 | Ofdm 멀티 반송파를 변조하는 듀얼 캐리어 모듈레이터,이를 이용한 ofdm 송신기, 및 그 방법 |
-
2003
- 2003-12-18 JP JP2005512316A patent/JP4366506B2/ja not_active Expired - Lifetime
- 2003-12-18 WO PCT/JP2003/016275 patent/WO2005062509A1/ja active Application Filing
- 2003-12-18 US US10/582,815 patent/US7633850B2/en not_active Expired - Fee Related
Non-Patent Citations (3)
Title |
---|
AHN C.J. ET AL: "Convolutional Coded Coherent and Differential Unitary Space-Time Modulated OFDM with Bit Interleaving for Multiple Antennas system", THE INSTITUTE OF ELECTRONICS, INFORMATION AND COMMUNICATION ENGINEERS GIJUTSU KENKYU HOKOKU, vol. 102, no. 392, 22 October 2002 (2002-10-22), pages 75 - 80, XP002985717 * |
HOCHWALD M.B. ET AL: "Unitary space-time modulation for multiple-antenne communications in Rayleigh Flat Fading", IEEE TRANSACTIONS ON INFORMATION THEORY, vol. 46, no. 2, March 2000 (2000-03-01), pages 543 - 564, XP002139632 * |
YOSHIMOCHI N. ET AL: "Broadband Mobile Channel ni okeru LDPC Fugo o Mochiita Unitary Kukan Jikan Hencho OFDM Hoshiki", THE INSTITUTE OF ELECTRONICS, INFORMATION AND COMMUNICATION ENGINEERS GIJUTSU KENKYU HOKOKU, vol. 102, no. 551, 17 January 2003 (2003-01-17), pages 91 - 96, XP002985718 * |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7633850B2 (en) | 2003-12-18 | 2009-12-15 | National Institute Of Information And Communications Technology | Transmitter, receiver, transmitting method, receiving method, and program |
Also Published As
Publication number | Publication date |
---|---|
JPWO2005062509A1 (ja) | 2007-08-23 |
US20070159958A1 (en) | 2007-07-12 |
JP4366506B2 (ja) | 2009-11-18 |
US7633850B2 (en) | 2009-12-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO2005062509A1 (ja) | 送信装置、受信装置、送信方法、受信方法、ならびに、プログラム | |
EP1712027B1 (en) | Method and apparatus for implementing a low density parity check code in a wireless system | |
Studer et al. | Democratic representations | |
US10250359B2 (en) | Transmitting apparatus and mapping method thereof | |
US11716131B2 (en) | Single input single output (SISO) physical layer key exchange | |
KR20050123336A (ko) | Ldpc 코드를 이용한 가변 코드 레이트 적응 부호화 방법 | |
KR20070107520A (ko) | 통신 시스템에서 신호 송수신 장치 및 방법 | |
US11082158B2 (en) | Transmitting method and receiving method using non-uniform constellation | |
US10312941B2 (en) | Transmitting apparatus and interleaving method thereof | |
Haneche et al. | New mobile communication system design for Rayleigh environments based on compressed sensing‐source coding | |
US20190238249A1 (en) | Transmitting apparatus and mapping method thereof | |
JP2007221780A (ja) | 無線通信装置 | |
JPS58147267A (ja) | 信号処理装置と方法 | |
US11757568B2 (en) | Transmitting apparatus and interleaving method thereof | |
CN101374128B (zh) | 一种多输入多输出正交频分复用系统的发送方法和装置 | |
US10432222B2 (en) | Transmitting apparatus and mapping method thereof | |
KR102396814B1 (ko) | 통신 또는 방송 시스템에서 채널 부호화/복호화 방법 및 장치 | |
WO2005025101A1 (ja) | 送信装置、受信装置、送信方法、受信方法、ならびに、プログラム | |
JP2007089157A (ja) | 無線通信装置 | |
JP4942846B2 (ja) | データ送信装置、データ受信装置及び無線通信システム | |
JP4170969B2 (ja) | 無線送信機及び無線受信機 | |
Mandelbaum | Arithmetic error detecting codes for communications links involving computers | |
Jadhav et al. | Modified iterative decoding algorithm for polar code using maximum likelihood estimation | |
KR100774825B1 (ko) | 송신장치, 수신장치, 송신방법, 수신방법 및 프로그램이 기록된 기록매체 | |
Mohammadi et al. | Joint binary field transform and polar coding |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): JP KR US |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PT RO SE SI SK TR |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
WWE | Wipo information: entry into national phase |
Ref document number: 2005512316 Country of ref document: JP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2007159958 Country of ref document: US Ref document number: 10582815 Country of ref document: US |
|
122 | Ep: pct application non-entry in european phase | ||
WWP | Wipo information: published in national office |
Ref document number: 10582815 Country of ref document: US |