WO2005008744A2 - A transistor device with metallic electrodes and a method for use in forming such a device - Google Patents

A transistor device with metallic electrodes and a method for use in forming such a device Download PDF

Info

Publication number
WO2005008744A2
WO2005008744A2 PCT/GB2004/003016 GB2004003016W WO2005008744A2 WO 2005008744 A2 WO2005008744 A2 WO 2005008744A2 GB 2004003016 W GB2004003016 W GB 2004003016W WO 2005008744 A2 WO2005008744 A2 WO 2005008744A2
Authority
WO
WIPO (PCT)
Prior art keywords
metallic
layer
transistor device
metal portion
deposited
Prior art date
Application number
PCT/GB2004/003016
Other languages
French (fr)
Other versions
WO2005008744A3 (en
Inventor
John Christopher Rudin
Original Assignee
Hewlett-Packard Development Company, L.P.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hewlett-Packard Development Company, L.P. filed Critical Hewlett-Packard Development Company, L.P.
Priority to EP04743357A priority Critical patent/EP1647047A2/en
Priority to JP2006519992A priority patent/JP5258194B2/en
Priority to US10/563,679 priority patent/US8519453B2/en
Publication of WO2005008744A2 publication Critical patent/WO2005008744A2/en
Publication of WO2005008744A3 publication Critical patent/WO2005008744A3/en

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K10/00—Organic devices specially adapted for rectifying, amplifying, oscillating or switching; Organic capacitors or resistors having potential barriers
    • H10K10/40—Organic transistors
    • H10K10/46—Field-effect transistors, e.g. organic thin-film transistors [OTFT]
    • H10K10/462—Insulated gate field-effect transistors [IGFETs]
    • H10K10/466—Lateral bottom-gate IGFETs comprising only a single gate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/417—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
    • H01L29/41725—Source or drain electrodes for field effect devices
    • H01L29/41733—Source or drain electrodes for field effect devices for thin film transistors with insulated gate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66742—Thin film unipolar transistors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78603—Thin film transistors, i.e. transistors with a channel being at least partly a thin film characterised by the insulating substrate or support
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K10/00—Organic devices specially adapted for rectifying, amplifying, oscillating or switching; Organic capacitors or resistors having potential barriers
    • H10K10/40—Organic transistors
    • H10K10/46—Field-effect transistors, e.g. organic thin-film transistors [OTFT]
    • H10K10/462—Insulated gate field-effect transistors [IGFETs]
    • H10K10/464—Lateral top-gate IGFETs comprising only a single gate
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K71/00—Manufacture or treatment specially adapted for the organic devices covered by this subclass
    • H10K71/60—Forming conductive regions or layers, e.g. electrodes

Definitions

  • Embodiments of the invention relate to transistor devices with metallic electrodes and methods for forming such devices. Some embodiments relate to thin film transistor (TFT) devices that are suitable for integration in large area substrates at low cost.
  • TFT thin film transistor
  • Electroforming is an additive process that involves obtaining a replica (negative) of a metal carrier by electrolytic deposition of a metallic film using the carrier as a cathode. A patterned photo-resist is used to limit the electro- deposition of material to the exposed areas of the cathode.
  • JP63299296 (Meiko)
  • JP63299297A (Meiko) additionally disclose the electrolytic deposition of a copper plate layer on the master before the deposition of the metal. This copper layer is transferred in the transfer-lamination process and is removed by etching.
  • US6,284,072 discloses the formation of patterning on a conductive carrier by micro-moulding. An insulating material is embossed to create a pattern that limits the electro-deposition of metal to exposed areas of the conductive carrier. Electroforming is used in the semiconductor industry in the creation of printed wiring boards and large scale interconnects on bulk semiconductors. Electroforming is not accurate enough for use in bulk semiconductor device processing which is at a scale of nanometres.
  • the bulk semiconductor industry typically uses metal sputtering with UV photo-lithography to define small scale metal interconnects.
  • Organic semiconductors are a fairly recent development compared with bulk semiconductors. Devices made from organic semiconductors cannot match the speed or efficiencies of bulk semiconductors, but they have other distinct advantages. They are suitable for large area processing and can be used on flexible substrates. They have therefore attracted a lot of attention for their potential application in display device technologies, particularly their use in thin film transistors for use in active matrix displays.
  • An organic transistor typically has metallic source, gate and drain electrodes.
  • a thin film of organic semiconductor forms a channel interconnecting the source and drain electrodes, that is separated from the gate electrode by a thin dielectric layer.
  • the organic transistors presently re-use technology developed for bulk semiconductors as these processes are well understood.
  • the metallic electrodes are typically created by metal sputtering.
  • sputtering may be optimal for bulk semiconductors but is sub-optimal for low cost, large area integrated circuits, such as displays incorporating organic thin film transistors.
  • Sputtering requires a vacuum environment. This is expensive and difficult to implement for large area processes. Also, to obtain low impedance interconnects using sputtering the interconnects must either be wide or thick. A thick interconnect can create stresses which require controlling, which adds cost. Thick interconnects may limit the resolution of the devices (the number per unit area).
  • US6344662 describes the creation of a TFT having a hybrid organic-inorganic semiconductor layer.
  • the gate metallization is formed using electron beam evaporation and the metal source and drain are formed separately by vapor deposition.
  • Claim 6 states, without further explanation or clarification, that the gate electrode is produced by a process selected from the group consisting of evaporation, sputtering, chemical vapor deposition, electrodeposition, spin coating, and electroless plating
  • Some embodiments of the invention provide a transistor device having a metallic source electrode, a metallic drain electrode, a metallic gate electrode and a channel in a deposited semiconductor material, the transistor device comprising: a first layer comprising the metallic gate electrode, a first metal portion of the metallic source electrode and a first metal portion of the metallic drain electrode; a second layer comprising a second metal portion of the metallic source electrode, a second metal portion of the metallic drain electrode, the deposited semiconductor material and dielectric material between the semiconductor material and the metallic gate electrode; and a third layer comprising a substrate , wherein the first, second and third layers are arranged in order such that the second layer is positioned between the first layer and the third layer.
  • Some embodiments of the invention provide a method for use in forming a transistor device comprising: (i) forming a transfer layer on a conductive carrier; (ii) fixing the transfer layer to a substrate; and
  • step (iii) removing the conductive carrier, wherein the transfer layer is formed in step (i) by: a) selectively masking the conductive carrier, to expose first, second and third portions of the conductive carrier; b) electro-depositing metal onto the first, second and third portions of the conductive carrier to form first, second and third metal portions; c) depositing dielectric material over at least the second metal portion; d) electro depositing metal on the first and third metal portions; and e) depositing semiconductor material over the dielectric layer.
  • Some embodiments of the invention provide a method for use in forming a transistor device having a metallic source electrode, a metallic drain electrode, a metallic gate electrode and a channel in a deposited semiconductor material, the transistor device comprising: a first upper planar layer comprising the metallic gate electrode, a first metal portion of the metallic source electrode and a first metal portion of the metallic drain electrode; a second middle planar layer comprising a second metal portion of the metallic source electrode, a second metal portion of the metallic drain electrode, the deposited semiconductor material and dielectric material between the semiconductor material and the metallic gate electrode; and a third lower planar layer comprising a substrate, wherein first, second and third planar layers are arranged in order such that the second middle layer is positioned between the first upper layer and the third lower layer, wherein the metallic source electrode, drain electrode and gate electrode comprise electro-deposited metal, the gate electrode occupies only the first upper planar layer and the channel occupies only the second middle planar layer, the metallic source electrode consists of the first metal portion of the metallic source electrode overlying the second
  • electro-deposition and electrolytic deposition are synonymous.
  • Figs 1A to 1 H illustrate stages in forming a transistor device 340; and Fig 2 illustrates the transistor device 340.
  • Figs 1 A to 1 H schematically illustrate the stages during an additive method for forming a layered thin film transistor (TFT) device 340 using electrolytic deposition and transfer lamination.
  • TFT thin film transistor
  • Fig 1 A illustrates a passivated substantially planar conductive carrier 302. This may be a platen or a sheet of material in a roll to roll process.
  • the passivated substantially planar conductive carrier 302 includes a passivation layer 304 this may for example include a very thin oxide and/or a surfactant.
  • Figs 1 B and 1 C illustrate the formation of a first layer 316 of the transistor device on the conductive carrier 302.
  • insulating material 306 is selectively formed on the passivated conductive carrier 302 by a selective additive process or a selective subtractive process.
  • a selective subtractive process insulating material is deposited over the whole of the passivated conductive carrier 302 as a substantially planar layer and selectively removed from first, second and third portions 308a, 308b and 308c of the passivated conductive carrier 302.
  • insulating material is deposited only in the regions of the passivated conductive carrier 302 where required to form patterned structures 306.
  • the insulating material 306 is preferably photo-patternable. It is selectively exposed to radiation through a mask or using a spot-laser and developed to expose the portions 308a, 308b and 308c of the conductive carrier 302.
  • One suitable photo-patternable insulator is SU-8 by Micro-Chemical Corporation. This is a hard UV cure polymer, which is used at a thickness of between 1 and 5 ⁇ m.
  • the conductive carrier 302 is connected as a cathode and metal is deposited by electrolytic deposition on the first, second and third exposed portions 308a, 308b and 308c of the passivated conductive carrier 302 to form respective first, second and third metal portions 310a, 310b and 310c.
  • the first metal portion 310a will eventually form part of the drain of the transistor device 340.
  • the second metal portion 310b will eventually form the gate of the transistor device 340.
  • the third metal portion 310c will eventually form part of the source of the transistor device 340.
  • the metal may be any metal that is capable of electrolytic deposition with good conductivity e.g. Ni, Cu, Ag, Au. It is typically deposited with a thickness of between 2 and 5 ⁇ m.
  • dielectric material 322 is selectively formed. It covers the second metal portion 310b and overlaps the portions of the insulating layer 306 that separate the second metal portion 310b from the first metal portion 310a and from the third metal portion 310c.
  • the dielectric material 322 may be formed from photo-patternable material, such as SU8, which is deposited over the whole of the first layer 316 and laser spot cured in the area where it is to remain. Development of the resist removes it to form the dielectric material 322 covering the second metal portion 310b.
  • the overlap of the dielectric material 322 with the portions of the insulating layer 306, provides tolerance in the alignment of the laser.
  • the dielectric material 322 therefore covers the second metal portion 310b. This masks the second metal portion 310b from further electrolytic deposition.
  • the dielectric material 322 forms the gate dielectric of the final transistor device 340.
  • the dielectric layer typically has a thickness of the order 100- 600nm.
  • the width of the dielectric layer exceeds the width of the second metal portion 310b of the transistor device 340, which is typically 1-5 ⁇ m.
  • Anisotropic electrolytic deposition of metal is then carried out. As illustrated in Fig. 1 E, a first further metal portion 324a is deposited on the first metal portion 310a and a second further metal portion 324c is deposited on the second metal portion 310c.
  • the combination of the metal portions 310a and 324a forms the drain of the final transistor device 340 and the combination of the metal portions 310c and 324c forms the source of the final transistor device 340.
  • a well or channel 326 is formed above the dielectric 322 and between the first and second further metal portions 324a and 324c. Brightening agents can be added to the electrolytic solution to control the isotropy/anisotropy of metal growth. This can be used to control the cross-sectional profile of the well or channel 326.
  • semiconductor material 330 is deposited into the well or trench 326 to fill it.
  • the semiconductor may, for example, be an organic semiconductor, a solution processable semiconductor, nano-particulate dispersion of semiconductor; conjugated polymers or oligomers in solution.
  • the semiconductor may be deposited by spinning it on in liquid solvent form and evaporating the solvent.
  • micro-dispensing techniques such as piezo inkjet or thermal Inkjet may be used to selectively fill the well or trench 326 . Further laser, heat or radiation processes may be used to improve the semiconductor properties.
  • the semiconductor material 330 completes the second layer 318 of the transistor device 340.
  • the second layer 318 includes the further first metal portion 324a, the further third metal portion 324c, the semiconductor material 330 and the dielectric 322. No etch-back or patterning is required to place the semiconductor material in the well or channel 326.
  • the first and second layers 316 and 318 form a transfer layer which is transferred to a passive substrate 314.
  • the passive substrate 314 is adhered to the substantially planar upper surface of the second layer 318 using a layer of adhesive 312 as illustrated in Fig. 1 G. This substrate will form the substrate of the final TFT 340.
  • the substrate 314 may be made of glass. Alternatively, it may be a flexible plastic substrate, for example, made from PET.
  • the adhesive used may be NOA81 by Norland Products Inc.
  • the thickness of the substrate 314 is typically between 50 and 200 ⁇ m.
  • the thickness of the adhesive layer 312 is typically between 5 and 20 m.
  • the adhesive layer 312 is cured using ultra-violet (UV) radiation or applied heat.
  • the structure may then be shock-cooled and the passivated conductive carrier 302 is removed (peeled-off) to form the TFT device 340, as illustrated in Fig 1 H.
  • Fig 1 H the structure has been inverted.
  • the final TFT device is illustrated in Fig 2. It has a metallic source electrode S, a metallic drain electrode D and a metallic gate electrode G comprising: a first notional layer 316 including the metallic gate electrode G, a first portion 310c of the metallic source electrode S and a first portion 310a of the metallic drain electrode D; a second notional layer 318 including a second portion 324c of the metallic source electrode, a second portion 324a of the metallic drain electrode and deposited semiconductor material 330 overlying dielectric material 322; and a third layer 320 including a passive substrate 314 and adhesive 312. The join between the first layer 316 and the second layer 318
  • the metal portions 310a, 310b, 310c, 324a and 324c will generally contain artefacts of the electrolytic process by which they were formed.
  • the TFT device 340 has an upper substantially planar surface 342 including the upper substantially planar surfaces of the first, second and third metal portions 210a, 210b and 210c.
  • the substrate 314 may be a large area flexible substrate (many square centimetres or metres) with thousands or millions of devices 340 integrated thereon.
  • the above-described method has a number of advantages.
  • the method requires a small number of masks and the associated problem of their accurate alignment is limited.
  • the use of electrolytic deposition of metal on the first and second metal portions to form the relief for receiving the semiconductor 330 is a self-aligning process.
  • the above-described processes can be carried out at low temperature (room temp +/- 100 degrees Celsius) and without vacuum processing. There may additionally be no need for further processing on the final substrate 314, which may be flexible plastic for example.
  • the semiconductor material is encapsulated within the surface of the resulting device, rendering it robust and reducing susceptibility to any contamination/chemical attack from subsequent processing.
  • the resulting upper surface of the device may be substantially planar which is also advantageous for further processing, particularly in display applications.

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Ceramic Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Manufacturing & Machinery (AREA)
  • Thin Film Transistor (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)

Abstract

A transistor device having a metallic source electrode, a metallic drain electrode, a metallic gate electrode and a channel in a deposited semiconductor material, the transistor device comprising: a first layer comprising the metallic gate electrode, a first metal portion of the metallic source electrode and a first metal portion of the metallic drain electrode; a second layer comprising a second metal portion of the metallic source electrode, a second metal portion of the metallic drain electrode, the deposited semiconductor material and dielectric material between the semiconductor material and the metallic gate electrode; and a third layer comprising a substrate, wherein the first, second and third layers are arranged in order such that the second layer is positioned between the first layer and the third layer.

Description

A Transistor Device With Metallic Electrodes And A Method For Use In Forming Such A Device
FIELD OF THE INVENTION
Embodiments of the invention relate to transistor devices with metallic electrodes and methods for forming such devices. Some embodiments relate to thin film transistor (TFT) devices that are suitable for integration in large area substrates at low cost.
BACKGROUND TO THE INVENTION
JP63299296 (Meiko), JP63299297A (Meiko) and "Manufacturing of Printed Wiring Boards by Ultra-high Speed Electroforming" by Norio Kawachi (Meiko) et al, Printed Circuit World Convention, June 1990 describe the use of the electroforming technique in creating circuit boards (printed wiring boards). Electroforming is an additive process that involves obtaining a replica (negative) of a metal carrier by electrolytic deposition of a metallic film using the carrier as a cathode. A patterned photo-resist is used to limit the electro- deposition of material to the exposed areas of the cathode. The documents additionally teach a transfer lamination process in which the deposited metal and photo-resist are laminated to a substrate and the master is removed leaving a deposited metal photo-resist substrate combination. JP63299296 (Meiko), JP63299297A (Meiko) additionally disclose the electrolytic deposition of a copper plate layer on the master before the deposition of the metal. This copper layer is transferred in the transfer-lamination process and is removed by etching.
US6,284,072 discloses the formation of patterning on a conductive carrier by micro-moulding. An insulating material is embossed to create a pattern that limits the electro-deposition of metal to exposed areas of the conductive carrier. Electroforming is used in the semiconductor industry in the creation of printed wiring boards and large scale interconnects on bulk semiconductors. Electroforming is not accurate enough for use in bulk semiconductor device processing which is at a scale of nanometres.
The bulk semiconductor industry typically uses metal sputtering with UV photo-lithography to define small scale metal interconnects.
Organic semiconductors are a fairly recent development compared with bulk semiconductors. Devices made from organic semiconductors cannot match the speed or efficiencies of bulk semiconductors, but they have other distinct advantages. They are suitable for large area processing and can be used on flexible substrates. They have therefore attracted a lot of attention for their potential application in display device technologies, particularly their use in thin film transistors for use in active matrix displays.
An organic transistor typically has metallic source, gate and drain electrodes. A thin film of organic semiconductor forms a channel interconnecting the source and drain electrodes, that is separated from the gate electrode by a thin dielectric layer.
As years of research into the creation of bulk semiconductors have been carried out, the organic transistors presently re-use technology developed for bulk semiconductors as these processes are well understood. For example, the metallic electrodes are typically created by metal sputtering.
The inventors have realised that the use of sputtering may be optimal for bulk semiconductors but is sub-optimal for low cost, large area integrated circuits, such as displays incorporating organic thin film transistors.
Sputtering requires a vacuum environment. This is expensive and difficult to implement for large area processes. Also, to obtain low impedance interconnects using sputtering the interconnects must either be wide or thick. A thick interconnect can create stresses which require controlling, which adds cost. Thick interconnects may limit the resolution of the devices (the number per unit area).
US6344662 describes the creation of a TFT having a hybrid organic-inorganic semiconductor layer. The gate metallization is formed using electron beam evaporation and the metal source and drain are formed separately by vapor deposition. Claim 6 states, without further explanation or clarification, that the gate electrode is produced by a process selected from the group consisting of evaporation, sputtering, chemical vapor deposition, electrodeposition, spin coating, and electroless plating
BRIEF DESCRIPTION OF THE INVENTION
It would therefore be desirable to provide an improved method for creating a semiconductor device suitable for integration in large area substrates at low cost.
Some embodiments of the invention provide a transistor device having a metallic source electrode, a metallic drain electrode, a metallic gate electrode and a channel in a deposited semiconductor material, the transistor device comprising: a first layer comprising the metallic gate electrode, a first metal portion of the metallic source electrode and a first metal portion of the metallic drain electrode; a second layer comprising a second metal portion of the metallic source electrode, a second metal portion of the metallic drain electrode, the deposited semiconductor material and dielectric material between the semiconductor material and the metallic gate electrode; and a third layer comprising a substrate , wherein the first, second and third layers are arranged in order such that the second layer is positioned between the first layer and the third layer. Some embodiments of the invention provide a method for use in forming a transistor device comprising: (i) forming a transfer layer on a conductive carrier; (ii) fixing the transfer layer to a substrate; and
(iii) removing the conductive carrier, wherein the transfer layer is formed in step (i) by: a) selectively masking the conductive carrier, to expose first, second and third portions of the conductive carrier; b) electro-depositing metal onto the first, second and third portions of the conductive carrier to form first, second and third metal portions; c) depositing dielectric material over at least the second metal portion; d) electro depositing metal on the first and third metal portions; and e) depositing semiconductor material over the dielectric layer.
Some embodiments of the invention provide a method for use in forming a transistor device having a metallic source electrode, a metallic drain electrode, a metallic gate electrode and a channel in a deposited semiconductor material, the transistor device comprising: a first upper planar layer comprising the metallic gate electrode, a first metal portion of the metallic source electrode and a first metal portion of the metallic drain electrode; a second middle planar layer comprising a second metal portion of the metallic source electrode, a second metal portion of the metallic drain electrode, the deposited semiconductor material and dielectric material between the semiconductor material and the metallic gate electrode; and a third lower planar layer comprising a substrate, wherein first, second and third planar layers are arranged in order such that the second middle layer is positioned between the first upper layer and the third lower layer, wherein the metallic source electrode, drain electrode and gate electrode comprise electro-deposited metal, the gate electrode occupies only the first upper planar layer and the channel occupies only the second middle planar layer, the metallic source electrode consists of the first metal portion of the metallic source electrode overlying the second metal portion of the metallic source electrode and the metallic drain electrode consists of the first metal portion of the metallic drain electrode overlying the second metal portion of the metallic drain electrode.
The terms electro-deposition and electrolytic deposition are synonymous.
BRIEF DESCRIPTION OF THE DRAWINGS
For a better understanding of the invention and to understand how it may be brought into effect reference will now be made to the accompanying drawings of example embodiments of the invention in which:
Figs 1A to 1 H illustrate stages in forming a transistor device 340; and Fig 2 illustrates the transistor device 340.
DETAILED DESCRIPTION OF EMBODIMENTS OF THE INVENTION
Figs 1 A to 1 H schematically illustrate the stages during an additive method for forming a layered thin film transistor (TFT) device 340 using electrolytic deposition and transfer lamination. The figures are not to scale.
Fig 1 A illustrates a passivated substantially planar conductive carrier 302. This may be a platen or a sheet of material in a roll to roll process. The passivated substantially planar conductive carrier 302 includes a passivation layer 304 this may for example include a very thin oxide and/or a surfactant.
Figs 1 B and 1 C illustrate the formation of a first layer 316 of the transistor device on the conductive carrier 302. In Fig 1 B insulating material 306 is selectively formed on the passivated conductive carrier 302 by a selective additive process or a selective subtractive process. In a selective subtractive process, insulating material is deposited over the whole of the passivated conductive carrier 302 as a substantially planar layer and selectively removed from first, second and third portions 308a, 308b and 308c of the passivated conductive carrier 302. In a selective additive process, insulating material is deposited only in the regions of the passivated conductive carrier 302 where required to form patterned structures 306. This may be achieved, for example, by embossing, micro-molding, photolithography or any other suitable alternative process. If photolithography is used, the insulating material 306 is preferably photo-patternable. It is selectively exposed to radiation through a mask or using a spot-laser and developed to expose the portions 308a, 308b and 308c of the conductive carrier 302. One suitable photo-patternable insulator is SU-8 by Micro-Chemical Corporation. This is a hard UV cure polymer, which is used at a thickness of between 1 and 5 μm.
The conductive carrier 302 is connected as a cathode and metal is deposited by electrolytic deposition on the first, second and third exposed portions 308a, 308b and 308c of the passivated conductive carrier 302 to form respective first, second and third metal portions 310a, 310b and 310c. The first metal portion 310a will eventually form part of the drain of the transistor device 340. The second metal portion 310b will eventually form the gate of the transistor device 340. The third metal portion 310c will eventually form part of the source of the transistor device 340.
The metal may be any metal that is capable of electrolytic deposition with good conductivity e.g. Ni, Cu, Ag, Au. It is typically deposited with a thickness of between 2 and 5 μm.
In Fig 1 D, dielectric material 322 is selectively formed. It covers the second metal portion 310b and overlaps the portions of the insulating layer 306 that separate the second metal portion 310b from the first metal portion 310a and from the third metal portion 310c. The dielectric material 322 may be formed from photo-patternable material, such as SU8, which is deposited over the whole of the first layer 316 and laser spot cured in the area where it is to remain. Development of the resist removes it to form the dielectric material 322 covering the second metal portion 310b. The overlap of the dielectric material 322 with the portions of the insulating layer 306, provides tolerance in the alignment of the laser.
The dielectric material 322 therefore covers the second metal portion 310b. This masks the second metal portion 310b from further electrolytic deposition. The dielectric material 322 forms the gate dielectric of the final transistor device 340. The dielectric layer typically has a thickness of the order 100- 600nm. The width of the dielectric layer exceeds the width of the second metal portion 310b of the transistor device 340, which is typically 1-5 μm.
Anisotropic electrolytic deposition of metal is then carried out. As illustrated in Fig. 1 E, a first further metal portion 324a is deposited on the first metal portion 310a and a second further metal portion 324c is deposited on the second metal portion 310c. The combination of the metal portions 310a and 324a forms the drain of the final transistor device 340 and the combination of the metal portions 310c and 324c forms the source of the final transistor device 340. A well or channel 326 is formed above the dielectric 322 and between the first and second further metal portions 324a and 324c. Brightening agents can be added to the electrolytic solution to control the isotropy/anisotropy of metal growth. This can be used to control the cross-sectional profile of the well or channel 326.
In Fig. 1 F, semiconductor material 330 is deposited into the well or trench 326 to fill it. The semiconductor may, for example, be an organic semiconductor, a solution processable semiconductor, nano-particulate dispersion of semiconductor; conjugated polymers or oligomers in solution. The semiconductor may be deposited by spinning it on in liquid solvent form and evaporating the solvent. Alternatively micro-dispensing techniques such as piezo inkjet or thermal Inkjet may be used to selectively fill the well or trench 326 . Further laser, heat or radiation processes may be used to improve the semiconductor properties.
The semiconductor material 330 completes the second layer 318 of the transistor device 340. The second layer 318 includes the further first metal portion 324a, the further third metal portion 324c, the semiconductor material 330 and the dielectric 322. No etch-back or patterning is required to place the semiconductor material in the well or channel 326.
The first and second layers 316 and 318 form a transfer layer which is transferred to a passive substrate 314. The passive substrate 314 is adhered to the substantially planar upper surface of the second layer 318 using a layer of adhesive 312 as illustrated in Fig. 1 G. This substrate will form the substrate of the final TFT 340. The substrate 314 may be made of glass. Alternatively, it may be a flexible plastic substrate, for example, made from PET. The adhesive used may be NOA81 by Norland Products Inc. The thickness of the substrate 314 is typically between 50 and 200μm. The thickness of the adhesive layer 312 is typically between 5 and 20 m.
The adhesive layer 312 is cured using ultra-violet (UV) radiation or applied heat. The structure may then be shock-cooled and the passivated conductive carrier 302 is removed (peeled-off) to form the TFT device 340, as illustrated in Fig 1 H. In Fig 1 H, the structure has been inverted.
The final TFT device is illustrated in Fig 2. It has a metallic source electrode S, a metallic drain electrode D and a metallic gate electrode G comprising: a first notional layer 316 including the metallic gate electrode G, a first portion 310c of the metallic source electrode S and a first portion 310a of the metallic drain electrode D; a second notional layer 318 including a second portion 324c of the metallic source electrode, a second portion 324a of the metallic drain electrode and deposited semiconductor material 330 overlying dielectric material 322; and a third layer 320 including a passive substrate 314 and adhesive 312. The join between the first layer 316 and the second layer 318
through the source S and drain D may be discemable. The metal portions 310a, 310b, 310c, 324a and 324c will generally contain artefacts of the electrolytic process by which they were formed. The TFT device 340 has an upper substantially planar surface 342 including the upper substantially planar surfaces of the first, second and third metal portions 210a, 210b and 210c.
The substrate 314 may be a large area flexible substrate (many square centimetres or metres) with thousands or millions of devices 340 integrated thereon.
It should be appreciated that the above-described method has a number of advantages. The method requires a small number of masks and the associated problem of their accurate alignment is limited. The use of electrolytic deposition of metal on the first and second metal portions to form the relief for receiving the semiconductor 330 is a self-aligning process. The above-described processes can be carried out at low temperature (room temp +/- 100 degrees Celsius) and without vacuum processing. There may additionally be no need for further processing on the final substrate 314, which may be flexible plastic for example. The semiconductor material is encapsulated within the surface of the resulting device, rendering it robust and reducing susceptibility to any contamination/chemical attack from subsequent processing. The resulting upper surface of the device may be substantially planar which is also advantageous for further processing, particularly in display applications.
Although embodiments of the present invention have been described in the preceding paragraphs with reference to various examples, it should be appreciated that modifications to the examples given can be made without departing from the spirit and scope of the invention. For example, referring to Figs 1 E and 1 F, the electro-deposition of metal to form the further first and third metal portions 324a and 324c may occur before or after the deposition of semiconductor material 330.
Whilst endeavoring in the foregoing specification to draw attention to those features of the invention believed to be of particular importance it should be understood that the Applicant claims protection in respect of any patentable feature or combination of features hereinbefore referred to and/or shown in the drawings whether or not particular emphasis has been placed thereon.
I/we claim:

Claims

1. A transistor device having a metallic source electrode, a metallic drain electrode, a metallic gate electrode and a channel in a deposited semiconductor material, the transistor device comprising: a first layer comprising the metallic gate electrode, a first metal portion of the metallic source electrode and a first metal portion of the metallic drain electrode; a second layer comprising a second metal portion of the metallic source electrode, a second metal portion of the metallic drain electrode, the deposited semiconductor material and dielectric material between the semiconductor material and the metallic gate electrode; and a third layer comprising a substrate, wherein the first, second and third layers are arranged in order such that the second layer is positioned between the first layer and the third layer.
2. A transistor device as claimed in claim 1 , wherein the metallic source electrode, drain electrode and gate electrode comprise electro-deposited metal.
3. A transistor device as claimed in claim 1 or 2, wherein the first, second and third layers are each of respective substantially uniform thickness.
4. A transistor device as claimed in claim 1 , 2 or 3, wherein the third layer includes adhesive bonding the passive substrate to the transistor device.
5. A transistor device as claimed in any one of claims 1 to 4, wherein the first layer has a substantially planar surface comprising substantially planar portions of the source, drain and gate electrodes.
6. A transistor device as claimed in any one of claims 1 to 5, wherein the deposited semiconductor material comprises organic semiconductor material.
7. A transistor device as claimed in any one of claims 1 to 6, wherein the deposited semiconductor material comprises indications that it was deposited from liquid.
8. A transistor device as claimed in any one of claims 1 to 7, wherein the semiconductor material is embedded in the device and overlain by the gate electrode.
9. A transistor device as claimed in any preceding claim wherein the first layer comprises insulating material separating the gate electrode from the source electrode and the drain electrode.
10. A transistor device as claimed in claim 9, wherein the insulating material is photo-patternable.
11. A transistor device as claimed in any preceding claim wherein the substrate is flexible.
12. A substrate for a display device comprising a plurality of transistor devices as claimed in any preceding claim.
13. A method for use in forming a transistor device comprising:
(i) forming a transfer layer on a conductive carrier; (ii) fixing the transfer layer to a substrate; and
(iii) removing the conductive carrier, wherein the transfer layer is formed in step (i) by: a) selectively masking the conductive carrier, to expose first, second and third portions of the conductive carrier; b) electro-depositing metal onto the first, second and third portions of the conductive carrier to form first, second and third metal portions; c) depositing dielectric material over at least the second metal portion; d) electro depositing metal on the first and third metal portions; and e) depositing semiconductor material over the dielectric layer.
14. A method as claimed in claim 13, wherein the step of selectively masking the conductive carrier includes the selective formation of insulating material on portions of the conductive carrier and the retention of the insulating material within the transistor device.
15. A method as claimed in claim 13 or 14, wherein the transfer layer provides a terminal layer of the device.
16. A method as claimed in claim 13, 14 or 15, wherein the step of fixing the transfer layer to a substrate portion embeds semiconductor material within the device.
17. A method as claimed in any one of claims 13 to 16, wherein the semiconductor material deposited in step e) is selectively deposited between the metal deposited in step d).
18. A method as claimed in any one of claims 13 to 16, wherein the step e) precedes step d).
19. A method as claimed in any one of claims 17 to 20, further comprising the step of passivating the conductive carrier before step a).
20. A method as claimed in any one of claims 13 to 19, wherein the conductive carrier is of substantially uniform thickness.
21. A method as claimed in any one of claims 13 to 20, wherein the step of fixing the transfer layer to the substrate nvolves the application of a curable adhesive to the substrate, the contacti ng of the adhesive layer and the transfer layer and the curing of the adhes ve.
22. A semiconductor device formed using the method as claimed in any one of claims 13 to 21.
23. A device or method substantially as hereinbefore described with reference to and/or as shown in the accompanying drawings.
24. Any novel subject matter or combination including novel subject matter disclosed, whether or not within the scope of or relating to the same invention as the preceding claims.
25. A transistor device having a metallic source electrode, a metallic drain electrode, a metallic gate electrode and a channel in a deposited semiconductor material, the transistor device comprising: a first upper planar layer comprising the metallic gate electrode, a first metal portion of the metallic source electrode and a first metal portion of the metallic drain electrode; a second middle planar layer comprising a second metal portion of the metallic source electrode, a second metal portion of the metallic drain electrode, the deposited semiconductor material and dielectric material between the semiconductor material and the metallic gate electrode; and a third lower planar layer comprising a substrate, wherein first, second and third planar layers are arranged in order such that the second middle layer is positioned between the first upper layer and the third lower layer, wherein the metallic source electrode, drain electrode and gate electrode comprise electro-deposited metal, the gate electrode occupies only the first upper planar layer and the channel occupies only the second middle planar layer, the metallic source electrode consists of the first metal portion of the metallic source electrode overlying the second metal portion of the metallic source electrode and the metallic drain electrode consists of the first metal portion of the metallic drain electrode overlying the second metal portion of the metallic drain electrode
26. A transistor device as claimed in any one of claims 1 to 12 or claim 25, wherein the metallic source, gate and drain electrodes consist entirely of electro-deposited material and the metallic gate electrode contacts the dielectric material.
PCT/GB2004/003016 2003-07-12 2004-07-09 A transistor device with metallic electrodes and a method for use in forming such a device WO2005008744A2 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
EP04743357A EP1647047A2 (en) 2003-07-12 2004-07-09 A transistor device with metallic electrodes and a method for use in forming such a device
JP2006519992A JP5258194B2 (en) 2003-07-12 2004-07-09 Transistor device comprising a metal electrode and method for use in forming such a device
US10/563,679 US8519453B2 (en) 2003-07-12 2004-07-09 Thin film transistor device with metallic electrodes

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
GBGB0316395.3A GB0316395D0 (en) 2003-07-12 2003-07-12 A transistor device with metallic electrodes and a method for use in forming such a device
GB0316395.3 2003-07-12

Publications (2)

Publication Number Publication Date
WO2005008744A2 true WO2005008744A2 (en) 2005-01-27
WO2005008744A3 WO2005008744A3 (en) 2005-04-07

Family

ID=27742100

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/GB2004/003016 WO2005008744A2 (en) 2003-07-12 2004-07-09 A transistor device with metallic electrodes and a method for use in forming such a device

Country Status (5)

Country Link
US (1) US8519453B2 (en)
EP (1) EP1647047A2 (en)
JP (1) JP5258194B2 (en)
GB (1) GB0316395D0 (en)
WO (1) WO2005008744A2 (en)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2007115805A (en) * 2005-10-19 2007-05-10 Sony Corp Method of manufacturing semiconductor device
JP2007115804A (en) * 2005-10-19 2007-05-10 Sony Corp Method of manufacturing semiconductor device
EP1983592A1 (en) * 2007-04-17 2008-10-22 Nederlandse Organisatie voor Toegepast-Natuuurwetenschappelijk Onderzoek TNO Method for manufacturing an electrode
US8021986B2 (en) 2009-06-25 2011-09-20 Commissariat à l'énergie atomique et aux energies alternatives Method for producing a transistor with metallic source and drain
US8021934B2 (en) 2008-05-13 2011-09-20 Commissariat A L'energie Atomique Method for making a transistor with metallic source and drain

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101911269B (en) * 2008-11-18 2013-05-01 松下电器产业株式会社 Flexible semiconductor device and method for manufacturing same
TWI595565B (en) * 2011-06-17 2017-08-11 半導體能源研究所股份有限公司 Semiconductor device and method for manufacturing the same
US8575025B2 (en) 2011-07-28 2013-11-05 Hewlett-Packard Development Company, L.P. Templated circuitry fabrication
US20140138247A1 (en) * 2012-11-21 2014-05-22 Ove T. Aanensen Apparatus and method for water treatment mainly by substitution using a dynamic electric field
CN107454979B (en) * 2016-07-20 2021-03-26 深圳市柔宇科技股份有限公司 Thin film transistor manufacturing method, TFT array substrate and flexible display screen
US11887993B2 (en) 2019-05-13 2024-01-30 Hewlett-Packard Development Company, L.P. Thin-film transistors

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2001095384A1 (en) * 2000-06-03 2001-12-13 The University Of Liverpool A method of electronic component fabrication and an electronic component
US20020008464A1 (en) * 1998-12-22 2002-01-24 Christensen Alton O. Woven or ink jet printed arrays for extreme UV and X-ray source and detector
US20020093017A1 (en) * 2001-01-18 2002-07-18 International Business Machines Corporation Metal induced self-aligned crystallization of Si layer for TFT
WO2002065557A1 (en) * 2001-02-09 2002-08-22 Siemens Aktiengesellschaft Organic field effect transistor with a photostructured gate dielectric, method for the production and use thereof in organic electronics
US20020146893A1 (en) * 1996-08-27 2002-10-10 Seiko Epson Corporation Exfoliating method, transferring method of thin film device, and thin film device, thin film integrated circuit device, and liquid crystal display device produced by the same
US20020172887A1 (en) * 1999-01-15 2002-11-21 3M Innovative Properties Company Multilayer devices formed by multilayer thermal transfer
US6555411B1 (en) * 2001-12-18 2003-04-29 Lucent Technologies Inc. Thin film transistors
US20030211665A1 (en) * 2002-05-08 2003-11-13 Zhenan Bao Forming patterned thin film metal layers

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63299297A (en) 1987-05-29 1988-12-06 Meiko Denshi Kogyo Kk Manufacture of conductor circuit board
JP2798769B2 (en) * 1990-02-22 1998-09-17 三洋電機株式会社 Method for manufacturing thin film transistor
JPH10135634A (en) 1990-03-19 1998-05-22 Hitachi Ltd Multilayer wiring board and its manufacture
DE69111929T2 (en) * 1990-07-09 1996-03-28 Sony Corp Semiconductor device on a dielectric insulated substrate.
JP2969832B2 (en) * 1990-07-09 1999-11-02 ソニー株式会社 MIS type semiconductor device
JPH04199638A (en) 1990-11-29 1992-07-20 Ricoh Co Ltd Field effect transistor, display device using the same and manufacture thereof
US6326640B1 (en) * 1996-01-29 2001-12-04 Motorola, Inc. Organic thin film transistor with enhanced carrier mobility
JP2001168420A (en) * 1999-12-10 2001-06-22 Sharp Corp Semiconductor device and method of manufacturing the same
TW461101B (en) 2000-06-30 2001-10-21 Hannstar Display Corp Source-drain-gate coplanar polysilicon thin film transistor and the manufacturing method thereof
JP2002275176A (en) 2001-03-21 2002-09-25 Kyocera Mita Corp Amine derivative of stilbene and electrophotographic receptor using the same
WO2003010837A1 (en) 2001-07-26 2003-02-06 Technische Universiteit Delft Electronic device using carbon nanotubes
US6620657B2 (en) * 2002-01-15 2003-09-16 International Business Machines Corporation Method of forming a planar polymer transistor using substrate bonding techniques

Patent Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20020146893A1 (en) * 1996-08-27 2002-10-10 Seiko Epson Corporation Exfoliating method, transferring method of thin film device, and thin film device, thin film integrated circuit device, and liquid crystal display device produced by the same
US20020008464A1 (en) * 1998-12-22 2002-01-24 Christensen Alton O. Woven or ink jet printed arrays for extreme UV and X-ray source and detector
US20020172887A1 (en) * 1999-01-15 2002-11-21 3M Innovative Properties Company Multilayer devices formed by multilayer thermal transfer
WO2001095384A1 (en) * 2000-06-03 2001-12-13 The University Of Liverpool A method of electronic component fabrication and an electronic component
US20020093017A1 (en) * 2001-01-18 2002-07-18 International Business Machines Corporation Metal induced self-aligned crystallization of Si layer for TFT
WO2002065557A1 (en) * 2001-02-09 2002-08-22 Siemens Aktiengesellschaft Organic field effect transistor with a photostructured gate dielectric, method for the production and use thereof in organic electronics
US6555411B1 (en) * 2001-12-18 2003-04-29 Lucent Technologies Inc. Thin film transistors
US20030211665A1 (en) * 2002-05-08 2003-11-13 Zhenan Bao Forming patterned thin film metal layers

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
PATENT ABSTRACTS OF JAPAN vol. 013, no. 132 (E-736), 31 March 1989 (1989-03-31) & JP 63 299297 A (MEIKO DENSHI KOGYO KK), 6 December 1988 (1988-12-06) *

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2007115805A (en) * 2005-10-19 2007-05-10 Sony Corp Method of manufacturing semiconductor device
JP2007115804A (en) * 2005-10-19 2007-05-10 Sony Corp Method of manufacturing semiconductor device
EP1983592A1 (en) * 2007-04-17 2008-10-22 Nederlandse Organisatie voor Toegepast-Natuuurwetenschappelijk Onderzoek TNO Method for manufacturing an electrode
US8021934B2 (en) 2008-05-13 2011-09-20 Commissariat A L'energie Atomique Method for making a transistor with metallic source and drain
US8021986B2 (en) 2009-06-25 2011-09-20 Commissariat à l'énergie atomique et aux energies alternatives Method for producing a transistor with metallic source and drain

Also Published As

Publication number Publication date
US20070052019A1 (en) 2007-03-08
US8519453B2 (en) 2013-08-27
GB0316395D0 (en) 2003-08-13
JP5258194B2 (en) 2013-08-07
EP1647047A2 (en) 2006-04-19
WO2005008744A3 (en) 2005-04-07
JP2007516596A (en) 2007-06-21

Similar Documents

Publication Publication Date Title
JP4358430B2 (en) Method for manufacturing integrated circuit device
Biswas et al. Integrated multilayer stretchable printed circuit boards paving the way for deformable active matrix
CN101197355B (en) Electronic device and method for producing the same, LBD display unit and method for producing the same
US8372731B2 (en) Device fabrication by ink-jet printing materials into bank structures, and embossing tool
US6946332B2 (en) Forming nanoscale patterned thin film metal layers
US8519453B2 (en) Thin film transistor device with metallic electrodes
CN102877022A (en) Evaporation mask, method of manufacturing evaporation mask, electronic device, and method of manufacturing electronic device
KR20030071762A (en) Solid state embossing of polymer devices
TWI279008B (en) Thin film transistor, device electrode thereof and method of forming the same
US20150147854A1 (en) Method of fabricating electronic circuit
EP2889911B1 (en) Organic thin film transistor array substrate, method for manufacturing same, and display device
EP2528126B1 (en) Manufacture method of an organic TFT array substrate
US20050064623A1 (en) Semiconductor layers with roughness patterning
KR20060030473A (en) Substrate and process for producing the same
WO2011121347A1 (en) Transistor and its method of manufacture
US20090050352A1 (en) Substrate structures for flexible electronic devices and fabrication methods thereof
US20060240668A1 (en) Semiconductor device with metallic electrodes and a method for use in forming such a device
US7745735B2 (en) Cross-over of conductive interconnects and a method of crossing conductive interconnects
KR101211216B1 (en) method for fabricating of metal wiring, flat display device fabricated using the same and method for fabricating of flat display device using the same
JP5276992B2 (en) Manufacturing method of semiconductor device
US8575025B2 (en) Templated circuitry fabrication
US7160745B2 (en) Metal-insulator-metal device
JP2006186293A (en) Method of manufacturing thin film transistor
CN112310148A (en) Patterning of stacks
CN111816767A (en) Organic semiconductor transistor

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NA NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): BW GH GM KE LS MW MZ NA SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
WWE Wipo information: entry into national phase

Ref document number: 2004743357

Country of ref document: EP

WWE Wipo information: entry into national phase

Ref document number: 2006519992

Country of ref document: JP

WWP Wipo information: published in national office

Ref document number: 2004743357

Country of ref document: EP

WWE Wipo information: entry into national phase

Ref document number: 2007052019

Country of ref document: US

Ref document number: 10563679

Country of ref document: US

WWP Wipo information: published in national office

Ref document number: 10563679

Country of ref document: US