WO2004088838A1 - Linear amplifier - Google Patents

Linear amplifier Download PDF

Info

Publication number
WO2004088838A1
WO2004088838A1 PCT/IB2004/050346 IB2004050346W WO2004088838A1 WO 2004088838 A1 WO2004088838 A1 WO 2004088838A1 IB 2004050346 W IB2004050346 W IB 2004050346W WO 2004088838 A1 WO2004088838 A1 WO 2004088838A1
Authority
WO
WIPO (PCT)
Prior art keywords
amplifier
differential
coupled
linear
signal
Prior art date
Application number
PCT/IB2004/050346
Other languages
French (fr)
Inventor
Mihai A. T. Sanduleanu
Eduard F. Stikvoort
Original Assignee
Koninklijke Philips Electronics N.V.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Koninklijke Philips Electronics N.V. filed Critical Koninklijke Philips Electronics N.V.
Priority to US10/551,027 priority Critical patent/US7245181B2/en
Priority to EP04723689A priority patent/EP1614218B1/en
Priority to JP2006506779A priority patent/JP2006522542A/en
Priority to DE602004001685T priority patent/DE602004001685T2/en
Publication of WO2004088838A1 publication Critical patent/WO2004088838A1/en

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
    • H03F1/32—Modifications of amplifiers to reduce non-linear distortion
    • H03F1/3211—Modifications of amplifiers to reduce non-linear distortion in differential amplifiers
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
    • H03F1/08—Modifications of amplifiers to reduce detrimental influences of internal impedances of amplifying elements
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
    • H03F3/45—Differential amplifiers
    • H03F3/45071—Differential amplifiers with semiconductor devices only
    • H03F3/45076—Differential amplifiers with semiconductor devices only characterised by the way of implementation of the active amplifying circuit in the differential amplifier
    • H03F3/45179—Differential amplifiers with semiconductor devices only characterised by the way of implementation of the active amplifying circuit in the differential amplifier using MOSFET transistors as the active amplifying circuit
    • H03F3/45183—Long tailed pairs
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
    • H03F3/45—Differential amplifiers
    • H03F3/45071—Differential amplifiers with semiconductor devices only
    • H03F3/45479—Differential amplifiers with semiconductor devices only characterised by the way of common mode signal rejection
    • H03F3/45928—Differential amplifiers with semiconductor devices only characterised by the way of common mode signal rejection using IC blocks as the active amplifying circuit
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F2200/00—Indexing scheme relating to amplifiers
    • H03F2200/36—Indexing scheme relating to amplifiers the amplifier comprising means for increasing the bandwidth
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F2203/00—Indexing scheme relating to amplifiers with only discharge tubes or only semiconductor devices as amplifying elements covered by H03F3/00
    • H03F2203/45—Indexing scheme relating to differential amplifiers
    • H03F2203/45008—Indexing scheme relating to differential amplifiers the addition of two signals being made by a resistor addition circuit for producing the common mode signal
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F2203/00—Indexing scheme relating to amplifiers with only discharge tubes or only semiconductor devices as amplifying elements covered by H03F3/00
    • H03F2203/45—Indexing scheme relating to differential amplifiers
    • H03F2203/45364—Indexing scheme relating to differential amplifiers the AAC comprising multiple transistors parallel coupled at their gates and sources only, e.g. in a cascode dif amp, only those forming the composite common source transistor
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F2203/00—Indexing scheme relating to amplifiers with only discharge tubes or only semiconductor devices as amplifying elements covered by H03F3/00
    • H03F2203/45—Indexing scheme relating to differential amplifiers
    • H03F2203/45642—Indexing scheme relating to differential amplifiers the LC, and possibly also cascaded stages following it, being (are) controlled by the common mode signal derived to control a dif amp
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F2203/00—Indexing scheme relating to amplifiers with only discharge tubes or only semiconductor devices as amplifying elements covered by H03F3/00
    • H03F2203/45—Indexing scheme relating to differential amplifiers
    • H03F2203/45644—Indexing scheme relating to differential amplifiers the LC comprising a cross coupling circuit, e.g. comprising two cross-coupled transistors
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F2203/00—Indexing scheme relating to amplifiers with only discharge tubes or only semiconductor devices as amplifying elements covered by H03F3/00
    • H03F2203/45—Indexing scheme relating to differential amplifiers
    • H03F2203/45652—Indexing scheme relating to differential amplifiers the LC comprising one or more further dif amp stages, either identical to the dif amp or not, in cascade
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F2203/00—Indexing scheme relating to amplifiers with only discharge tubes or only semiconductor devices as amplifying elements covered by H03F3/00
    • H03F2203/45—Indexing scheme relating to differential amplifiers
    • H03F2203/45702—Indexing scheme relating to differential amplifiers the LC comprising two resistors

Definitions

  • the invention relates to a linear amplifier.
  • the invention further relates to a limiting amplifier comprising the linear amplifier.
  • Linear amplifiers are widely used in relatively high frequency applications as receivers and transmitters.
  • the input signals are binary signals i.e. having a LOW value and HIGH value situated in a relatively large range e.g. GHz the necessary bandwidth of the amplifier is relatively large.
  • the amplifier need to provide a relatively constant gain with a minimum level of distortion for both relatively low level signals and high level signals.
  • US-A-6,404,285 describes a differential amplifier used in an intermediate frequency, voltage gain amplifier to produce a substantially linear, differential output signal for both small and large differential input signals.
  • the amplifier comprises a pair of transistors coupled at their emitters and being biased via another transistor having a base coupled to the differential input signal via a pair of resistors. It is observed that when the amplifier is directly implemented in CMOS technology, the resulting amplifier has a substantially lower amplification because a transconductance of the CMOS transistors is substantially lower, e.g. over 40 times lower than a transconductance of a bipolar transistor. Hence, an increase of the amplifier gain is necessary. Any increase of the gain of the amplifier determines a smaller available bandwidth for an input signal because for a given amplifier a so-called gain-bandwidth product is a relatively constant parameter.
  • the cross-coupled output terminals determine a feed-forward determining a supplementary amplification of the input signal.
  • a suitable chosen capacitor's value determines an increase of the available bandwidth of the amplifier. Subsequently, rising and falling edges of a binary input signal are not substantially distorted.
  • the first differential amplifier comprises a first transistor pair coupled to a common drain transistor pair via resistors means, a current through the common drain transistor pair improving a linearity of the first differential amplifier.
  • the second differential amplifier comprises a second transistor pair being supplied with a substantially equal current as the first differential amplifier.
  • the third differential amplifier may comprise a third transistor pair having their respective source terminal coupled via the capacitor. Let us consider that the first pair of transistors comprises transistors having the same area and that the transistors included in the common drain transistor pair have a different area. Let us further note the resistor means as R and the current flowing through it as i. The following relations may be written:
  • V T is a threshold voltage of the transistors
  • ii and i 2 are the currents through the pair of transistors.
  • V .D is the differential input signal and I B is the bias current for both first transistor pair and second transistor pair.
  • i 3 is a current through the common drain transistor pair.
  • i 3 is quadratic with respect to the input differential voltage V JD as in eq.(2).
  • the differential output current depends on the differential input voltage as shown in equation (3):
  • ⁇ (C) is a time-constant depending on the value of the capacitor and an output impedance of the second transistor pair. If we denote this impedance as R2 and the capacitor's value as C then the time-constant equals R2*C. It is easily seen from relation (5) that the capacitor improve the amplifier perfo ⁇ nance when binary signals are used and the ⁇ V 1D term c t has a significant value even when the input signal has a relatively small value.
  • the linear amplifier is used in limiter amplifier comprising a chain of linear amplifiers.
  • the limiting amplifier further comprises a plurality of limiting amplifiers coupled in cascade and further coupled to the chain of linear amplifiers and providing a limited differential signal.
  • Limiter amplifiers are widely used in receivers and transmitters of frequency modulated signals. They usually comprise a high gain amplifier cascaded with a Gilbert cell for providing binary type of signals. When the input signals are already binary and situated in a relatively high frequency range the linear amplifier may comprise a plurality of linear amplifiers as previously described.
  • the limiter amplifier further comprises a feedback differential integrator for adjusting an offset voltage of the limiter amplifier.
  • a cut-off frequency of the integrator is chosen substantially lower than the frequency range of the input signals in the limiter.
  • the integrator provides a relatively constant output signal for adjusting the off-set of the limiter.
  • At least one of the limiting amplifiers of the plurality of limiting amplifiers has its input terminals coupled via a series coupled substantially equal resistors for providing a common mode signal.
  • the common mode signal is provided to a replica biasing circuit generating a compensation signal biasing the chain of linear amplifiers and the plurality of limiting amplifiers.
  • the compensation signal is mainly determined by the common mode signal, which in turn is determined by temperature variations. For example an increase of the temperature determines a decrease in gain of the amplifier and the compensation signal determines a gain of the limiter to be relatively constant.
  • the replica biasing circuit may comprise a pair of replica transistors having coupled their respective terminals i.e. drain to drain, source to source and gate to gate, their gates being coupled to the common mode signal, a transconductance amplifier generating the compensation signal which is proportional with a difference between a reference signal and a voltage in the drains of the of the pair of replica transistors.
  • the reference signal may be a band-gap voltage generator.
  • the common mode signal is measured at the input of one of the limiting amplifier.
  • the transconductance amplifier compares the voltages in the drains of the pair of replica transistors with the band- gap voltage and generating an output current that depends on temperature and technological process. The current is further used to adjust the bias currents in the linear amplifiers and limiting amplifiers.
  • Fig. 1 depicts a block representation of a linear amplifier according to the invention
  • Fig. 2 depicts a more detailed representation of a linear amplifier according to one embodiment of the invention
  • Fig. 3 depicts a block diagram of a limiter amplifier according to the invention
  • Fig. 4 depicts a more detailed representation of the limiter amplifier according to the invention
  • Fig. 1 depicts a block representation of a linear amplifier according to the invention.
  • the linear amplifier circuit comprises a first differential amplifier DAI having a differential input terminals I+, I- for receiving a binary input signal and a differential output terminals 0+, O-.
  • the linear amplifier further comprises a second differential amplifier DA2 having input terminals coupled to the differential input terminals I+, I-.
  • the linear amplifier circuit includes a third differential amplifier DA3 coupled in cascade to the second differential amplifier DA2 and having its output terminals OI+, 01- cross-coupled to the differential output terminals in a feed-forward connection i.e. 01+ coupled to O- and 01 - coupled to 0+. Signs + and - indicate non-inverting output and inverting output, respectively.
  • an inverting output generates a signal substantially in antiphase to the input signal and a non-inverting output generates a signal substantially in phase with the input signal.
  • a capacitor C is coupled to the third differential amplifier DA3 for determining an increase of a bandwidth of the linear amplifier, a current flowing through the capacitor C being proportional with a derivative of the differential input signal I+, I-.
  • the first differential amplifier DAI comprises a first transistor pair Ml, M6 coupled to a common drain transistor pair M3, M4 via resistors R.
  • a current through the common drain transistor pair 13 improving a linearity of the first differential amplifier DAI as results from relations 1 to 5.
  • the second differential amplifier DA2 comprises a second transistor pair M2, M5, which is supplied with a substantially equal current as the first differential amplifier DAI. It is observed that the transistors Ml, M6, M2, M5 have substantially the same area and are supplied from a same current source 10. Hence, the current through the transistors is substantially equal to each other.
  • the third differential amplifier DA3 comprises a third transistor pair M7, M8 having their respective source terminal coupled via the capacitor C.
  • the input signal I+, I- is linearly replicated in the drains of transistors M2 and M5 and consequently, in the sources of transistors M7 and M8.
  • the current flowing in the capacitor is the derivative of the input voltage cross- injecting current at the output nodes through M7 and M8.
  • the current II is small in comparison with the current 10 and the dimensions of the transistors M7 and M8 are smaller than the dimensions of transistors Ml and M6. Choosing adequately the dimensions of the transistors and the time constant R 2 C, the small signal bandwidth of the circuit almost doubles and in a transient state one may observe smaller rise and fall times. This circuit may be cascaded directly with the next stage without the need of source followers, undesired in this technology.
  • the first four stages are identical and once the signal has been amplified to reasonable levels, the next four stages can limit the input signal accordingly.
  • the next limiting stages are based on differential pairs except for the last stage where a replica biasing circuit has been added (see Fig. 4).
  • Fig. 3 depicts a block diagram of a limiter amplifier according to the invention. It comprises a chain of linear amplifiers LIN1, LIN2, LIN3, LIN4 as shown in Fig. 1, a plurality of limiting amplifiers NLNl, NLN2, NLN3, NLN4 coupled in cascade and further coupled to the chain of linear amplifiers LIN1, LIN2, LIN3, LIN4 and providing a limited differential signal OUT+, OUT-.
  • the limiter amplifier further comprises a feedback differential integrator Al, Rl, R2, R3, R4, CI, C2 for adjusting an offset voltage of the limiter amplifier.
  • each linear amplifier LIN1, LIN2, LIN3, LIN4 is chosen around 4 dB for bringing small signals present at the input to a sufficient large signal needed by the next limiting amplifiers.
  • gain distribution boosts the total gain-bandwidth product of the complete limiter.
  • the main requirement here is to reduce the group-delay distortion of the gain stages by ensuring that peaking at high frequency of the linear blocks is limited.
  • a gain of 52dB is achieved with a total small signal bandwidth of 10GHz.
  • the feedback differential integrator Al, Rl, R2, R3, R4, CI, C2 amplifies the offset from the output and feeds back a correction signal at the input necessary to compensate the offset.
  • the time constant of the loop is increased.
  • A is the gain of the limiter and neglecting, in a first instance, its frequency roll-off and if ⁇ denotes the time constant of the integrator and ⁇ the attenuation of the resistive divider at the input, then, the closed loop gain of the limiter is:
  • the low-frequency pole which may be approximated by A ⁇ / ⁇ depends not only on the integrator time constant ⁇ but also on the attenuation factor ⁇ Hence, one may integrate an effective time-constant corresponding to a cut-off frequency of IKHz with small integration capacitors.
  • Fig. 4 depicts a more detailed representation of the limiter amplifier according to the invention.
  • the limiter amplifier further comprises a replica biasing circuit providing a compensation signal Icomp biasing the chain of linear amplifiers LIN1, LIN2, LIN3, LIN4 and the plurality of limiting amplifiers NLNl, NLN2, NLN3, NLN4.
  • the replica biasing circuit comprises a pair of replica transistors MR1, MR2 having coupled their respective terminals i.e. drain to drain, source to source and gate to gate, their gates being coupled to the common mode signal.
  • a transconductance amplifier A2 generates the compensation signal Icomp which is proportional with a difference between a reference signal VSW and a voltage in the drains of the of the pair of replica transistors MR1, MR2.
  • the replica biasing circuit ensures constant swing with temperature and with a change with temperature of the currents in the limiter for compensating the decrease in gain of the stages for higher temperatures.
  • the voltage VSW is a bandgap reference voltage.
  • the replica biasing circuit is matched well with temperature/process with the last stage of the limiter.
  • the common-mode voltage VCM is measured at the input of the last stage.
  • the transconductance amplifier A2 compares the voltages on the resistors R50 with the voltage VSW adjusting the current 10 in the tails of the circuit with temperature and process. In one embodiment, the resistance of R50 is 50 ohm.

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Amplifiers (AREA)

Abstract

A linear amplifier circuit comprising a first differential amplifier (DA 1) having a differential input terminals (I+, I-) for receiving a binary input signal, and a differential output terminals (O+,O-), a second differential amplifier (DA2) having input terminals coupled to the differential input terminals (I+, I-). The amplifier further comprises, a third differential amplifier (DA3) coupled in cascade to the second differential amplifier (DA2) and having its output cross-coupled to the differential output terminals in a feed­forward connection, and a capacitor (C) coupled to the third differential amplifier (DA3) for determining an increase of a bandwidth of the linear amplifier, a current flowing through the capacitor (C) being proportional with a derivative of the differential input signal (I+, I-).

Description

Linear amplifier
The invention relates to a linear amplifier. The invention further relates to a limiting amplifier comprising the linear amplifier.
Linear amplifiers are widely used in relatively high frequency applications as receivers and transmitters. When the input signals are binary signals i.e. having a LOW value and HIGH value situated in a relatively large range e.g. GHz the necessary bandwidth of the amplifier is relatively large. Furthermore, the amplifier need to provide a relatively constant gain with a minimum level of distortion for both relatively low level signals and high level signals.
US-A-6,404,285 describes a differential amplifier used in an intermediate frequency, voltage gain amplifier to produce a substantially linear, differential output signal for both small and large differential input signals. The amplifier comprises a pair of transistors coupled at their emitters and being biased via another transistor having a base coupled to the differential input signal via a pair of resistors. It is observed that when the amplifier is directly implemented in CMOS technology, the resulting amplifier has a substantially lower amplification because a transconductance of the CMOS transistors is substantially lower, e.g. over 40 times lower than a transconductance of a bipolar transistor. Hence, an increase of the amplifier gain is necessary. Any increase of the gain of the amplifier determines a smaller available bandwidth for an input signal because for a given amplifier a so-called gain-bandwidth product is a relatively constant parameter.
It is therefore an object of this invention to provide a linear amplifier implemented in CMOS technology that mitigates the above-mentioned problems.
The invention is defined by the independent claims. The dependent claims define advantageous embodiments.
The cross-coupled output terminals determine a feed-forward determining a supplementary amplification of the input signal. A suitable chosen capacitor's value determines an increase of the available bandwidth of the amplifier. Subsequently, rising and falling edges of a binary input signal are not substantially distorted.
In an embodiment of the invention the first differential amplifier comprises a first transistor pair coupled to a common drain transistor pair via resistors means, a current through the common drain transistor pair improving a linearity of the first differential amplifier. The second differential amplifier comprises a second transistor pair being supplied with a substantially equal current as the first differential amplifier.
The third differential amplifier may comprise a third transistor pair having their respective source terminal coupled via the capacitor. Let us consider that the first pair of transistors comprises transistors having the same area and that the transistors included in the common drain transistor pair have a different area. Let us further note the resistor means as R and the current flowing through it as i. The following relations may be written:
Figure imgf000004_0001
In relations (1) ?, and β3 are coefficients related to the dimensions of the pair of transistor and common drain transistors, respectively. VT is a threshold voltage of the transistors, ii and i2 are the currents through the pair of transistors. V.D is the differential input signal and IB is the bias current for both first transistor pair and second transistor pair. i3 is a current through the common drain transistor pair. i3 is quadratic with respect to the input differential voltage VJD as in eq.(2).
Figure imgf000004_0002
The differential output current depends on the differential input voltage as shown in equation (3):
Figure imgf000004_0003
It is to be mentioned here that the term βiV^2 has dimension of a current. It is further observed that if IB is chosen such that βiV©2 « IB then relation (3) reduces to relation (4).
Figure imgf000005_0001
Hence, the current is linearly dependent on the differential input voltage. When using the capacitor equation (4) may be re-written as in equation (5).
Figure imgf000005_0002
In relation (5) τ(C) is a time-constant depending on the value of the capacitor and an output impedance of the second transistor pair. If we denote this impedance as R2 and the capacitor's value as C then the time-constant equals R2*C. It is easily seen from relation (5) that the capacitor improve the amplifier perfoπnance when binary signals are used and the δ V 1D term c t has a significant value even when the input signal has a relatively small value.
In another embodiment, the linear amplifier is used in limiter amplifier comprising a chain of linear amplifiers. The limiting amplifier further comprises a plurality of limiting amplifiers coupled in cascade and further coupled to the chain of linear amplifiers and providing a limited differential signal. Limiter amplifiers are widely used in receivers and transmitters of frequency modulated signals. They usually comprise a high gain amplifier cascaded with a Gilbert cell for providing binary type of signals. When the input signals are already binary and situated in a relatively high frequency range the linear amplifier may comprise a plurality of linear amplifiers as previously described.
In another embodiment of the invention the limiter amplifier further comprises a feedback differential integrator for adjusting an offset voltage of the limiter amplifier. A cut-off frequency of the integrator is chosen substantially lower than the frequency range of the input signals in the limiter. The integrator provides a relatively constant output signal for adjusting the off-set of the limiter.
In another embodiment of the invention at least one of the limiting amplifiers of the plurality of limiting amplifiers has its input terminals coupled via a series coupled substantially equal resistors for providing a common mode signal. The common mode signal is provided to a replica biasing circuit generating a compensation signal biasing the chain of linear amplifiers and the plurality of limiting amplifiers. The compensation signal is mainly determined by the common mode signal, which in turn is determined by temperature variations. For example an increase of the temperature determines a decrease in gain of the amplifier and the compensation signal determines a gain of the limiter to be relatively constant.
The replica biasing circuit may comprise a pair of replica transistors having coupled their respective terminals i.e. drain to drain, source to source and gate to gate, their gates being coupled to the common mode signal, a transconductance amplifier generating the compensation signal which is proportional with a difference between a reference signal and a voltage in the drains of the of the pair of replica transistors.
The reference signal may be a band-gap voltage generator. The common mode signal is measured at the input of one of the limiting amplifier. The transconductance amplifier compares the voltages in the drains of the pair of replica transistors with the band- gap voltage and generating an output current that depends on temperature and technological process. The current is further used to adjust the bias currents in the linear amplifiers and limiting amplifiers.
The above and other features and advantages of the invention will be apparent from the following description of the exemplary embodiments of the invention with reference to the accompanying drawings, in which:
Fig. 1 depicts a block representation of a linear amplifier according to the invention,
Fig. 2 depicts a more detailed representation of a linear amplifier according to one embodiment of the invention,
Fig. 3 depicts a block diagram of a limiter amplifier according to the invention,
Fig. 4 depicts a more detailed representation of the limiter amplifier according to the invention,
Fig. 1 depicts a block representation of a linear amplifier according to the invention. The linear amplifier circuit comprises a first differential amplifier DAI having a differential input terminals I+, I- for receiving a binary input signal and a differential output terminals 0+, O-. The linear amplifier further comprises a second differential amplifier DA2 having input terminals coupled to the differential input terminals I+, I-. The linear amplifier circuit includes a third differential amplifier DA3 coupled in cascade to the second differential amplifier DA2 and having its output terminals OI+, 01- cross-coupled to the differential output terminals in a feed-forward connection i.e. 01+ coupled to O- and 01 - coupled to 0+. Signs + and - indicate non-inverting output and inverting output, respectively. Furthermore, an inverting output generates a signal substantially in antiphase to the input signal and a non-inverting output generates a signal substantially in phase with the input signal. A capacitor C is coupled to the third differential amplifier DA3 for determining an increase of a bandwidth of the linear amplifier, a current flowing through the capacitor C being proportional with a derivative of the differential input signal I+, I-.
A CMOS implementation of the linear amplifier is shown in Fig. 2. The first differential amplifier DAI comprises a first transistor pair Ml, M6 coupled to a common drain transistor pair M3, M4 via resistors R. A current through the common drain transistor pair 13 improving a linearity of the first differential amplifier DAI as results from relations 1 to 5. The second differential amplifier DA2 comprises a second transistor pair M2, M5, which is supplied with a substantially equal current as the first differential amplifier DAI. It is observed that the transistors Ml, M6, M2, M5 have substantially the same area and are supplied from a same current source 10. Hence, the current through the transistors is substantially equal to each other. The third differential amplifier DA3 comprises a third transistor pair M7, M8 having their respective source terminal coupled via the capacitor C. The input signal I+, I- is linearly replicated in the drains of transistors M2 and M5 and consequently, in the sources of transistors M7 and M8. The current flowing in the capacitor is the derivative of the input voltage cross- injecting current at the output nodes through M7 and M8. The current II is small in comparison with the current 10 and the dimensions of the transistors M7 and M8 are smaller than the dimensions of transistors Ml and M6. Choosing adequately the dimensions of the transistors and the time constant R2C, the small signal bandwidth of the circuit almost doubles and in a transient state one may observe smaller rise and fall times. This circuit may be cascaded directly with the next stage without the need of source followers, undesired in this technology.
The first four stages are identical and once the signal has been amplified to reasonable levels, the next four stages can limit the input signal accordingly. The next limiting stages are based on differential pairs except for the last stage where a replica biasing circuit has been added (see Fig. 4).
Fig. 3 depicts a block diagram of a limiter amplifier according to the invention. It comprises a chain of linear amplifiers LIN1, LIN2, LIN3, LIN4 as shown in Fig. 1, a plurality of limiting amplifiers NLNl, NLN2, NLN3, NLN4 coupled in cascade and further coupled to the chain of linear amplifiers LIN1, LIN2, LIN3, LIN4 and providing a limited differential signal OUT+, OUT-. The limiter amplifier further comprises a feedback differential integrator Al, Rl, R2, R3, R4, CI, C2 for adjusting an offset voltage of the limiter amplifier. The gain of each linear amplifier LIN1, LIN2, LIN3, LIN4 is chosen around 4 dB for bringing small signals present at the input to a sufficient large signal needed by the next limiting amplifiers. Although the process limits the gain-bandwidth product of one stage, gain distribution boosts the total gain-bandwidth product of the complete limiter. The main requirement here is to reduce the group-delay distortion of the gain stages by ensuring that peaking at high frequency of the linear blocks is limited. Finally a gain of 52dB is achieved with a total small signal bandwidth of 10GHz. The feedback differential integrator Al, Rl, R2, R3, R4, CI, C2 amplifies the offset from the output and feeds back a correction signal at the input necessary to compensate the offset. Using the resistive divider R3, R4 and the 50Ω input resistors the time constant of the loop is increased. Considering that A is the gain of the limiter and neglecting, in a first instance, its frequency roll-off and if τ denotes the time constant of the integrator and α the attenuation of the resistive divider at the input, then, the closed loop gain of the limiter is:
V0 _ A{l + janB)
Vj ~ (l + ABa) + jωτB (6)
The low-frequency pole, which may be approximated by Aα/τ depends not only on the integrator time constant τ but also on the attenuation factor α Hence, one may integrate an effective time-constant corresponding to a cut-off frequency of IKHz with small integration capacitors.
Fig. 4 depicts a more detailed representation of the limiter amplifier according to the invention. The limiter amplifier further comprises a replica biasing circuit providing a compensation signal Icomp biasing the chain of linear amplifiers LIN1, LIN2, LIN3, LIN4 and the plurality of limiting amplifiers NLNl, NLN2, NLN3, NLN4. The replica biasing circuit comprises a pair of replica transistors MR1, MR2 having coupled their respective terminals i.e. drain to drain, source to source and gate to gate, their gates being coupled to the common mode signal. A transconductance amplifier A2 generates the compensation signal Icomp which is proportional with a difference between a reference signal VSW and a voltage in the drains of the of the pair of replica transistors MR1, MR2.
The replica biasing circuit ensures constant swing with temperature and with a change with temperature of the currents in the limiter for compensating the decrease in gain of the stages for higher temperatures. The voltage VSW is a bandgap reference voltage. The replica biasing circuit is matched well with temperature/process with the last stage of the limiter. The common-mode voltage VCM is measured at the input of the last stage. The transconductance amplifier A2 compares the voltages on the resistors R50 with the voltage VSW adjusting the current 10 in the tails of the circuit with temperature and process. In one embodiment, the resistance of R50 is 50 ohm.
It is remarked that the scope of protection of the invention is not restricted to the embodiments described herein. Neither is the scope of protection of the invention restricted by the reference numerals in the claims. The word 'comprising' does not exclude other parts than those mentioned in the claims. The word 'a(n)' preceding an element does not exclude a plurality of those elements. Means forming part of the invention may both be implemented in the form of dedicated hardware or in the form of a programmed purpose processor. The invention resides in each new feature or combination of features.

Claims

CLAIMS:
1. A linear amplifier circuit comprising:
- a first differential amplifier (DAI) having a differential input terminals (I+, I-) for receiving a binary input signal, and a differential output terminals (0+,0-),
- a second differential amplifier (DA2) having input terminals coupled to the differential input terminals (I+, I-), - a third differential amplifier (DA3) coupled in cascade to the second differential amplifier (DA2) and having its output cross-coupled to the differential output terminals in a feed-forward connection, and
- a capacitor (C) coupled to the third differential amplifier (DA3) for determining an increase of a bandwidth of the linear amplifier, a current flowing through the capacitor (C) being proportional with a derivative of the differential input signal (I+, I-).
2. A linear amplifier as claimed in claim 1, wherein the first differential amplifier (DAI) comprises a first transistor pair (Ml, M6) coupled to a common drain transistor pair (M3, M4) via resistor means (R), a current through the common drain transistor pair (13) improving a linearity of the first differential amplifier (DAI).
3. A linear amplifier as claimed din claim 1, wherein the second differential amplifier (DA2) comprises a second transistor pair (M2, M5) being supplied with a substantially equal current as the first differential amplifier (DAI).
4. A linear amplifier as claimed in claim 1, wherein the third differential amplifier (DA3) comprises a third transistor pair (M7, M8) having their respective source terminal coupled via the capacitor (C).
5. A limiter amplifier comprising:
- a chain of linear amplifier circuits (LIN1, LIN2, LIN3, LIN4) as claimed in claim 1, - a plurality of limiting amplifiers (NLNl, NLN2, NLN3, NLN4) coupled in cascade and further coupled to the chain of linear amplifiers (LINl, LIN2, LIN3, LIN4) and providing a limited differential signal (OUT+, OUT-).
6. A limiter amplifier as claimed in claim 5 further comprising a feedback differential integrator (Al, Rl, R2, R3, R4, CI, C2) for adjusting an offset voltage of the limiter amplifier.
7. A limiter amplifier as claimed in claim 5 wherein at least one of the limiting amplifiers (NLN4) of the plurality of limiting amplifiers (NLNl, NLN2, NLN3, NLN4) has input terminals coupled via series coupled substantially equal resistors (RO) for providing a common mode signal (VCM).
8. A limiter amplifier as claimed in claim 7 further comprising a replica biasing circuit providing a compensation signal (Icomp) biasing the chain of linear amplifiers (LINl,
LIN2, LIN3, LIN4) and the plurality of limiting amplifiers (NLNl, NLN2, NLN3, NLN4).
9. A limiter amplifier as claimed in claim 8, wherein the replica biasing circuit comprises: - a pair of replica transistors (MR1, MR2) having coupled their respective terminals i.e. drain to drain, source to source and gate to gate, their gates being coupled to the common mode signal, and
- a transconductance amplifier (A2) generating the compensation signal (Icomp) which is proportional with a difference between a reference signal (VSW) and a voltage in the drains of the of the pair of replica transistors (MR1, MR2).
PCT/IB2004/050346 2003-04-04 2004-03-26 Linear amplifier WO2004088838A1 (en)

Priority Applications (4)

Application Number Priority Date Filing Date Title
US10/551,027 US7245181B2 (en) 2003-04-04 2004-03-26 Linear amplifier
EP04723689A EP1614218B1 (en) 2003-04-04 2004-03-26 Linear amplifier
JP2006506779A JP2006522542A (en) 2003-04-04 2004-03-26 Linear amplifier
DE602004001685T DE602004001685T2 (en) 2003-04-04 2004-03-26 LINEAR AMPLIFIER

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
EP03100900 2003-04-04
EP03100900.4 2003-04-04

Publications (1)

Publication Number Publication Date
WO2004088838A1 true WO2004088838A1 (en) 2004-10-14

Family

ID=33104170

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/IB2004/050346 WO2004088838A1 (en) 2003-04-04 2004-03-26 Linear amplifier

Country Status (7)

Country Link
US (1) US7245181B2 (en)
EP (1) EP1614218B1 (en)
JP (1) JP2006522542A (en)
CN (1) CN100472958C (en)
AT (1) ATE334504T1 (en)
DE (1) DE602004001685T2 (en)
WO (1) WO2004088838A1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103178905A (en) * 2013-03-11 2013-06-26 青岛海信宽带多媒体技术有限公司 Optical module and burst-mode optical signal receiving circuit thereof

Families Citing this family (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2006222796A (en) * 2005-02-10 2006-08-24 Nec Electronics Corp Operational amplifier circuit
KR100804546B1 (en) * 2005-08-26 2008-02-20 인티그런트 테크놀로지즈(주) Linearity improved differential amplifier circuit
US7301398B1 (en) * 2006-03-20 2007-11-27 Rf Micro Devices, Inc. High linearity differential transconductance amplifier
US7746169B2 (en) * 2008-02-06 2010-06-29 Qualcomm, Incorporated LNA having a post-distortion mode and a high-gain mode
JP5272948B2 (en) * 2009-07-28 2013-08-28 ソニー株式会社 Amplifier circuit, semiconductor integrated circuit, wireless transmission system, communication device
US8004361B2 (en) * 2010-01-08 2011-08-23 Taiwan Semiconductor Manufacturing Company, Ltd. Constant transconductance operational amplifier and method for operation
JP2011250084A (en) * 2010-05-26 2011-12-08 Sony Corp Gyrator circuit, broadband amplifier and radio communication equipment
CN102215029B (en) * 2011-05-11 2015-01-28 嘉兴禾润电子科技有限公司 D-class audio power amplifier and audio signal processing method thereof
US20130015918A1 (en) * 2011-07-15 2013-01-17 Texas Instruments Incorporated High speed amplifier
TWI469511B (en) * 2011-12-07 2015-01-11 Novatek Microelectronics Corp Variable gain amplifier circuit
US9184957B2 (en) * 2012-12-27 2015-11-10 Intel Corporation High speed receivers circuits and methods
US9203351B2 (en) 2013-03-15 2015-12-01 Megachips Corporation Offset cancellation with minimum noise impact and gain-bandwidth degradation
CN103762950B (en) * 2013-12-26 2017-04-26 中生(苏州)医疗仪器有限公司 Large dynamic range amplifying circuit and establishing method thereof
DE102014101911B4 (en) 2014-02-14 2015-08-27 Infineon Technologies Ag Limiting amplifier
US9331647B2 (en) * 2014-04-11 2016-05-03 Realtek Semiconductor Corp. Low-voltage amplifier and method thereof
CN108141184B (en) * 2015-05-29 2021-08-31 Qorvo美国公司 Linear power amplifier
KR20200100347A (en) * 2019-02-18 2020-08-26 에스케이하이닉스 주식회사 Amplifier, signal receiving circuit, semiconductor apparatus, and semiconductor system including the same
KR20210014833A (en) * 2019-07-30 2021-02-10 삼성전자주식회사 Amplifier

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6404285B1 (en) * 2000-09-29 2002-06-11 International Business Machines Corporation Transistor amplifier that accommodates large input signals

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4887047A (en) * 1988-09-30 1989-12-12 Burr-Brown Corporation Current sense amplifier with low, nonlinear input impedance and high degree of signal amplification linearity
US5847600A (en) * 1996-04-26 1998-12-08 Analog Devices, Inc. Multi-stage high-gain high-speed amplifier
US6985035B1 (en) * 1998-11-12 2006-01-10 Broadcom Corporation System and method for linearizing a CMOS differential pair
US7113744B1 (en) * 1999-10-21 2006-09-26 Broadcom Corporation Adaptive radio transceiver with a power amplifier
US6750727B1 (en) * 2000-05-17 2004-06-15 Marvell International, Ltd. Low phase noise MOS LC oscillator
US7068104B2 (en) * 2004-07-08 2006-06-27 Amalfi Semiconductor, Inc. Power amplifier utilizing high breakdown voltage circuit topology

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6404285B1 (en) * 2000-09-29 2002-06-11 International Business Machines Corporation Transistor amplifier that accommodates large input signals

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
DE VEIRMAN G A ET AL: "DESIGN OF A BIPOLAR 10-MHZ PROGRAMMABLE CONTINUOUS-TIME 0.05 EQUIRIPPLE LINEAR PHASE FILTER", IEEE JOURNAL OF SOLID-STATE CIRCUITS, IEEE INC. NEW YORK, US, vol. 27, no. 3, 1 March 1992 (1992-03-01), pages 324 - 331, XP000295882, ISSN: 0018-9200 *

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103178905A (en) * 2013-03-11 2013-06-26 青岛海信宽带多媒体技术有限公司 Optical module and burst-mode optical signal receiving circuit thereof

Also Published As

Publication number Publication date
US7245181B2 (en) 2007-07-17
CN100472958C (en) 2009-03-25
EP1614218A1 (en) 2006-01-11
EP1614218B1 (en) 2006-07-26
DE602004001685D1 (en) 2006-09-07
DE602004001685T2 (en) 2007-03-29
ATE334504T1 (en) 2006-08-15
CN1771658A (en) 2006-05-10
JP2006522542A (en) 2006-09-28
US20060250185A1 (en) 2006-11-09

Similar Documents

Publication Publication Date Title
EP1614218B1 (en) Linear amplifier
WO2005086957A2 (en) Highly linear variable gain amplifier
CN112039444B (en) Gain amplifier for improving variation range of positive temperature coefficient
WO1999003197A2 (en) A high speed and high gain operational amplifier
Yan et al. A negative conductance voltage gain enhancement technique for low voltage high speed CMOS op amp design
US8686793B2 (en) Amplifier device with reiterable error correction scheme with balanced negative feedback
US7002405B2 (en) Linear low noise transconductance cell
EP0655831B1 (en) High performance transconductance operational amplifier, of the CMOS integrated type
CN108121391B (en) Method and apparatus for self-biasing and self-adjusting common mode amplification
US7642855B2 (en) Compensation of an amplifier comprising at least two gain stages
Ismail et al. Novel CMOS wide-linear-range transconductance amplifier
JP2004222238A (en) Variable time-constant circuit and filter circuit using the same
US9231540B2 (en) High performance class AB operational amplifier
CN111835304B (en) Transconductance operational amplifier for analog front end of sensor
KR100618354B1 (en) Ultra wide band filter for using cross-coupled transistor pair
Centurelli et al. A very low-voltage differential amplifier for opamp design
KR102652748B1 (en) Differential envelope detector with common mode feedback
Nagulapalli et al. A Linearity Enhancement Technique for Cascode Opamp in 65nm CMOS Technology
Yan et al. Fast-settling CMOS operational amplifiers with negative conductance voltage gain enhancement
CN113114143B (en) Full-differential summation amplifying circuit
Thanachayanont et al. Low-voltage, rail-to-rail, G/sub m/-enhanced pseudo-differential class-AB OTA
US6819167B2 (en) Filter circuit
CN114531123A (en) Amplifier with a high-frequency amplifier
Centurelli et al. Fully Differential Class-AB OTA with Improved CMRR
Carrillo et al. CMOS continuous-time CMFB circuit with improved linearity

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NA NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): BW GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
WWE Wipo information: entry into national phase

Ref document number: 2004723689

Country of ref document: EP

WWE Wipo information: entry into national phase

Ref document number: 2006506779

Country of ref document: JP

WWE Wipo information: entry into national phase

Ref document number: 2006250185

Country of ref document: US

Ref document number: 10551027

Country of ref document: US

WWE Wipo information: entry into national phase

Ref document number: 20048093937

Country of ref document: CN

WWP Wipo information: published in national office

Ref document number: 2004723689

Country of ref document: EP

WWG Wipo information: grant in national office

Ref document number: 2004723689

Country of ref document: EP

WWP Wipo information: published in national office

Ref document number: 10551027

Country of ref document: US