WO2004042585A3 - Methods and apparatus for managing probe requests - Google Patents

Methods and apparatus for managing probe requests Download PDF

Info

Publication number
WO2004042585A3
WO2004042585A3 PCT/US2003/034756 US0334756W WO2004042585A3 WO 2004042585 A3 WO2004042585 A3 WO 2004042585A3 US 0334756 W US0334756 W US 0334756W WO 2004042585 A3 WO2004042585 A3 WO 2004042585A3
Authority
WO
WIPO (PCT)
Prior art keywords
methods
probe requests
managing probe
cluster system
managing
Prior art date
Application number
PCT/US2003/034756
Other languages
French (fr)
Other versions
WO2004042585A2 (en
Inventor
David B Glasco
Original Assignee
Newisys Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US10/288,347 external-priority patent/US7003633B2/en
Priority claimed from US10/288,399 external-priority patent/US7103726B2/en
Application filed by Newisys Inc filed Critical Newisys Inc
Priority to JP2004550375A priority Critical patent/JP2006505855A/en
Priority to CA002505016A priority patent/CA2505016A1/en
Priority to EP03781650A priority patent/EP1563387A2/en
Priority to AU2003287415A priority patent/AU2003287415A1/en
Publication of WO2004042585A2 publication Critical patent/WO2004042585A2/en
Publication of WO2004042585A3 publication Critical patent/WO2004042585A3/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
    • G06F12/0815—Cache consistency protocols
    • G06F12/0817—Cache consistency protocols using directory methods

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Selective Calling Equipment (AREA)

Abstract

According to the present invention, methods and apparatus are provided for increasing the efficiency of data access in a multiple processor, multiple cluster system. Mechanisms for reducing the number of transactions in a multiple cluster system are provided. In one example, probe filter information is used to limit the number of probe requests transmitted to request and remote clusters.
PCT/US2003/034756 2002-11-04 2003-10-30 Methods and apparatus for managing probe requests WO2004042585A2 (en)

Priority Applications (4)

Application Number Priority Date Filing Date Title
JP2004550375A JP2006505855A (en) 2002-11-04 2003-10-30 Method and apparatus for managing probe requests
CA002505016A CA2505016A1 (en) 2002-11-04 2003-10-30 Methods and apparatus for managing probe requests
EP03781650A EP1563387A2 (en) 2002-11-04 2003-10-30 Methods and apparatus for managing probe requests
AU2003287415A AU2003287415A1 (en) 2002-11-04 2003-10-30 Methods and apparatus for managing probe requests

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US10/288,347 2002-11-04
US10/288,399 2002-11-04
US10/288,347 US7003633B2 (en) 2002-11-04 2002-11-04 Methods and apparatus for managing probe requests
US10/288,399 US7103726B2 (en) 2002-11-04 2002-11-04 Methods and apparatus for managing probe requests

Publications (2)

Publication Number Publication Date
WO2004042585A2 WO2004042585A2 (en) 2004-05-21
WO2004042585A3 true WO2004042585A3 (en) 2005-03-03

Family

ID=32314361

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2003/034756 WO2004042585A2 (en) 2002-11-04 2003-10-30 Methods and apparatus for managing probe requests

Country Status (6)

Country Link
US (1) US7346744B1 (en)
EP (1) EP1563387A2 (en)
JP (1) JP2006505855A (en)
AU (1) AU2003287415A1 (en)
CA (1) CA2505016A1 (en)
WO (1) WO2004042585A2 (en)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7747717B2 (en) * 2003-08-14 2010-06-29 Oracle International Corporation Fast application notification in a clustered computing system
US20060064400A1 (en) * 2004-09-21 2006-03-23 Oracle International Corporation, A California Corporation Methods, systems and software for identifying and managing database work
US7664847B2 (en) * 2003-08-14 2010-02-16 Oracle International Corporation Managing workload by service
US7681104B1 (en) * 2004-08-09 2010-03-16 Bakbone Software, Inc. Method for erasure coding data across a plurality of data stores in a network
US7681105B1 (en) * 2004-08-09 2010-03-16 Bakbone Software, Inc. Method for lock-free clustered erasure coding and recovery of data across a plurality of data stores in a network
JP4848771B2 (en) * 2006-01-04 2011-12-28 株式会社日立製作所 Cache coherency control method, chipset, and multiprocessor system
US7555605B2 (en) * 2006-09-28 2009-06-30 Freescale Semiconductor, Inc. Data processing system having cache memory debugging support and method therefor
US8713186B2 (en) 2007-03-13 2014-04-29 Oracle International Corporation Server-side connection resource pooling
US20080288725A1 (en) 2007-05-14 2008-11-20 Moyer William C Method and apparatus for cache transactions in a data processing system
US8447934B2 (en) * 2010-06-30 2013-05-21 Advanced Micro Devices, Inc. Reducing cache probe traffic resulting from false data sharing
US10474653B2 (en) 2016-09-30 2019-11-12 Oracle International Corporation Flexible in-memory column store placement

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6085295A (en) * 1997-10-20 2000-07-04 International Business Machines Corporation Method of maintaining data coherency in a computer system having a plurality of interconnected nodes
US6108737A (en) * 1997-10-24 2000-08-22 Compaq Computer Corporation Method and apparatus for reducing latency of inter-reference ordering in a multiprocessor system
US20020046327A1 (en) * 2000-06-10 2002-04-18 Kourosh Gharachorloo Cache coherence protocol engine and method for processing memory transaction in distinct address subsets during interleaved time periods in a multiprocessor system

Family Cites Families (57)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6463529B1 (en) 1989-11-03 2002-10-08 Compaq Computer Corporation, Inc. Processor based system with system wide reset and partial system reset capabilities
US5396635A (en) 1990-06-01 1995-03-07 Vadem Corporation Power conservation apparatus having multiple power reduction levels dependent upon the activity of the computer system
US5195089A (en) 1990-12-31 1993-03-16 Sun Microsystems, Inc. Apparatus and method for a synchronous, high speed, packet-switched bus
US5394555A (en) 1992-12-23 1995-02-28 Bull Hn Information Systems Inc. Multi-node cluster computer system incorporating an external coherency unit at each node to insure integrity of information stored in a shared, distributed memory
JP2819982B2 (en) 1993-03-18 1998-11-05 株式会社日立製作所 Multiprocessor system with cache match guarantee function that can specify range
JPH08185359A (en) 1994-10-31 1996-07-16 Toshiba Corp Memory subsystem
US5692123A (en) 1994-12-07 1997-11-25 Cray Research, Inc. Maintenance channel for modulator, highly interconnected computer systems
US5950226A (en) * 1996-07-01 1999-09-07 Sun Microsystems, Inc. Multiprocessing system employing a three-hop communication protocol
US6658526B2 (en) 1997-03-12 2003-12-02 Storage Technology Corporation Network attached virtual data storage subsystem
US6018791A (en) 1997-04-14 2000-01-25 International Business Machines Corporation Apparatus and method of maintaining cache coherency in a multi-processor computer system with global and local recently read states
FR2763714B1 (en) 1997-05-26 1999-07-02 Bull Sa REPLACEMENT COUNTERS FOR MACHINE WITH NON-UNIFORM ACCESS MEMORY
US6209065B1 (en) 1997-10-24 2001-03-27 Compaq Computer Corporation Mechanism for optimizing generation of commit-signals in a distributed shared-memory system
US6542926B2 (en) 1998-06-10 2003-04-01 Compaq Information Technologies Group, L.P. Software partitioned multi-processor system with flexible resource sharing levels
US6633945B1 (en) 1997-12-07 2003-10-14 Conexant Systems, Inc. Fully connected cache coherent multiprocessing systems
US6292705B1 (en) 1998-09-29 2001-09-18 Conexant Systems, Inc. Method and apparatus for address transfers, system serialization, and centralized cache and transaction control, in a symetric multiprocessor system
US6292906B1 (en) 1997-12-17 2001-09-18 Intel Corporation Method and apparatus for detecting and compensating for certain snoop errors in a system with multiple agents having cache memories
US6330643B1 (en) 1998-02-17 2001-12-11 International Business Machines Corporation Cache coherency protocols with global and local posted operations
US6192451B1 (en) 1998-02-17 2001-02-20 International Business Machines Corporation Cache coherency protocol for a data processing system including a multi-level memory hierarchy
US6334172B1 (en) 1998-02-17 2001-12-25 International Business Machines Corporation Cache coherency protocol with tagged state for modified values
US6631448B2 (en) 1998-03-12 2003-10-07 Fujitsu Limited Cache coherence unit for interconnecting multiprocessor nodes having pipelined snoopy protocol
US6038652A (en) 1998-09-30 2000-03-14 Intel Corporation Exception reporting on function generation in an SIMD processor
US6067603A (en) 1998-10-01 2000-05-23 International Business Machines Corporation Non-uniform memory access (NUMA) data processing system that speculatively issues requests on a node interconnect
US6338122B1 (en) 1998-12-15 2002-01-08 International Business Machines Corporation Non-uniform memory access (NUMA) data processing system that speculatively forwards a read request to a remote processing node
US6490661B1 (en) * 1998-12-21 2002-12-03 Advanced Micro Devices, Inc. Maintaining cache coherency during a memory read operation in a multiprocessing computer system
US6189078B1 (en) 1998-12-22 2001-02-13 Unisys Corporation System and method for increasing data transfer throughput for cache purge transactions using multiple data response indicators to maintain processor consistency
US6167492A (en) 1998-12-23 2000-12-26 Advanced Micro Devices, Inc. Circuit and method for maintaining order of memory access requests initiated by devices coupled to a multiprocessor system
US6279085B1 (en) * 1999-02-26 2001-08-21 International Business Machines Corporation Method and system for avoiding livelocks due to colliding writebacks within a non-uniform memory access system
US6467007B1 (en) 1999-05-19 2002-10-15 International Business Machines Corporation Processor reset generated via memory access interrupt
US6751698B1 (en) 1999-09-29 2004-06-15 Silicon Graphics, Inc. Multiprocessor node controller circuit and method
US6405289B1 (en) 1999-11-09 2002-06-11 International Business Machines Corporation Multiprocessor system in which a cache serving as a highest point of coherency is indicated by a snoop response
US6704842B1 (en) 2000-04-12 2004-03-09 Hewlett-Packard Development Company, L.P. Multi-processor system with proactive speculative data transfer
US20010037435A1 (en) 2000-05-31 2001-11-01 Van Doren Stephen R. Distributed address mapping and routing table mechanism that supports flexible configuration and partitioning in a modular switch-based, shared-memory multiprocessor computer system
US6640287B2 (en) 2000-06-10 2003-10-28 Hewlett-Packard Development Company, L.P. Scalable multiprocessor system and cache coherence method incorporating invalid-to-dirty requests
US6751721B1 (en) 2000-08-31 2004-06-15 Hewlett-Packard Development Company, L.P. Broadcast invalidate scheme
US6633960B1 (en) 2000-08-31 2003-10-14 Hewlett-Packard Development Company, L.P. Scalable directory based cache coherence protocol
WO2002039242A1 (en) 2000-10-31 2002-05-16 Millennial Net, Inc. Networked processing system with optimized power efficiency
US6738871B2 (en) 2000-12-22 2004-05-18 International Business Machines Corporation Method for deadlock avoidance in a cluster environment
US6738872B2 (en) 2000-12-22 2004-05-18 International Business Machines Corporation Clustered computer system with deadlock avoidance
US6738870B2 (en) 2000-12-22 2004-05-18 International Business Machines Corporation High speed remote storage controller
US7234029B2 (en) 2000-12-28 2007-06-19 Intel Corporation Method and apparatus for reducing memory latency in a cache coherent multi-node architecture
US6615319B2 (en) 2000-12-29 2003-09-02 Intel Corporation Distributed mechanism for resolving cache coherence conflicts in a multi-node computer architecture
US6754782B2 (en) 2001-06-21 2004-06-22 International Business Machines Corporation Decentralized global coherency management in a multi-node computer system
US6760809B2 (en) 2001-06-21 2004-07-06 International Business Machines Corporation Non-uniform memory access (NUMA) data processing system having remote memory cache incorporated within system memory
US6760819B2 (en) 2001-06-29 2004-07-06 International Business Machines Corporation Symmetric multiprocessor coherence mechanism
US6839808B2 (en) 2001-07-06 2005-01-04 Juniper Networks, Inc. Processing cluster having multiple compute engines and shared tier one caches
US7107409B2 (en) 2002-03-22 2006-09-12 Newisys, Inc. Methods and apparatus for speculative probing at a request cluster
US7107408B2 (en) 2002-03-22 2006-09-12 Newisys, Inc. Methods and apparatus for speculative probing with early completion and early request
US7103725B2 (en) 2002-03-22 2006-09-05 Newisys, Inc. Methods and apparatus for speculative probing with early completion and delayed request
US20030195939A1 (en) 2002-04-16 2003-10-16 Edirisooriya Samatha J. Conditional read and invalidate for use in coherent multiprocessor systems
US7653790B2 (en) 2002-05-13 2010-01-26 Glasco David B Methods and apparatus for responding to a request cluster
US7395379B2 (en) 2002-05-13 2008-07-01 Newisys, Inc. Methods and apparatus for responding to a request cluster
US7155525B2 (en) 2002-05-28 2006-12-26 Newisys, Inc. Transaction management in systems having multiple multi-processor clusters
US6865595B2 (en) 2002-05-28 2005-03-08 Newisys, Inc. Methods and apparatus for speculative probing of a remote cluster
US7003633B2 (en) * 2002-11-04 2006-02-21 Newisys, Inc. Methods and apparatus for managing probe requests
US7103726B2 (en) 2002-11-04 2006-09-05 Newisys, Inc. Methods and apparatus for managing probe requests
US6920532B2 (en) * 2002-11-05 2005-07-19 Newisys, Inc. Cache coherence directory eviction mechanisms for modified copies of memory lines in multiprocessor systems
US7069392B2 (en) 2003-06-12 2006-06-27 Newisys, Inc. Methods and apparatus for extended packet communications between multiprocessor clusters

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6085295A (en) * 1997-10-20 2000-07-04 International Business Machines Corporation Method of maintaining data coherency in a computer system having a plurality of interconnected nodes
US6108737A (en) * 1997-10-24 2000-08-22 Compaq Computer Corporation Method and apparatus for reducing latency of inter-reference ordering in a multiprocessor system
US20020046327A1 (en) * 2000-06-10 2002-04-18 Kourosh Gharachorloo Cache coherence protocol engine and method for processing memory transaction in distinct address subsets during interleaved time periods in a multiprocessor system

Also Published As

Publication number Publication date
US7346744B1 (en) 2008-03-18
CA2505016A1 (en) 2004-05-21
AU2003287415A1 (en) 2004-06-07
WO2004042585A2 (en) 2004-05-21
JP2006505855A (en) 2006-02-16
EP1563387A2 (en) 2005-08-17

Similar Documents

Publication Publication Date Title
WO2004104794A3 (en) Methods and apparatus for providing cache state information
WO2003012635A3 (en) A device configuration and management development system
EP1538518A3 (en) Method for coupling storage devices of cluster storage
WO2001018629A3 (en) System and method for servicing electronic transactions
WO2004042585A3 (en) Methods and apparatus for managing probe requests
WO2002097586A3 (en) Active transaction generation, processing, and routing system
WO2003090017A3 (en) Data forwarding engine
GB2363492A (en) Method and apparatus for providing data management for a storage system coupled to a network
CA2437677A1 (en) Interactive employee training system and method
WO2004051437A3 (en) System and method for providing an enterprise-based computer security policy
WO2004053654A3 (en) Method of and system for controlling access to personal information records
WO2001091033A3 (en) Security architecture for integration of enterprise information system with j2ee platform
GB2348994A (en) Apparatus and methods for operating a computer storage system
TR201908597T4 (en) Method of processing data of at least one data stream, data processing module and computer program product.
WO2003077094A3 (en) Low power system and method for a data processing system
AU2003222411A1 (en) Access to a wide memory
EP1669851A3 (en) Data processing system, access control method, and access control device
AU7829300A (en) Computer systems and methods for hierarchical cluster analysis of large sets of biological data including highly dense gene array data
WO2002067095A3 (en) System and method for transfer of disc ownership based on disc and user identification
WO2002050685A3 (en) A system and method for ensuring data coherency for mirrored and striped disk writes
EP1267264A3 (en) Computer system
US5327323A (en) Hard disk compatible system including bracket, guide rails, and inteface board
WO2005065166A3 (en) Personalization services for entities from multiple sources
GB2394082B (en) System and method for the frequency management of computer systems to allow capacity on demand
WO2004079524A3 (en) Protection against interleaving transactions using a transaction manager

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SY TJ TM TN TR TT TZ UA UG UZ VC VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): BW GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
WWE Wipo information: entry into national phase

Ref document number: 2004550375

Country of ref document: JP

WWE Wipo information: entry into national phase

Ref document number: 2505016

Country of ref document: CA

WWE Wipo information: entry into national phase

Ref document number: 2003287415

Country of ref document: AU

WWE Wipo information: entry into national phase

Ref document number: 2003781650

Country of ref document: EP

WWP Wipo information: published in national office

Ref document number: 2003781650

Country of ref document: EP