WO2003085722A2 - Field effect transistor having a lateral depletion structure - Google Patents

Field effect transistor having a lateral depletion structure Download PDF

Info

Publication number
WO2003085722A2
WO2003085722A2 PCT/US2002/010008 US0210008W WO03085722A2 WO 2003085722 A2 WO2003085722 A2 WO 2003085722A2 US 0210008 W US0210008 W US 0210008W WO 03085722 A2 WO03085722 A2 WO 03085722A2
Authority
WO
WIPO (PCT)
Prior art keywords
conductivity type
semiconductor substrate
field effect
effect transistor
forming
Prior art date
Application number
PCT/US2002/010008
Other languages
French (fr)
Other versions
WO2003085722A3 (en
Inventor
Bruce D. Marchant
Original Assignee
Fairchild Semiconductor Corporation
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fairchild Semiconductor Corporation filed Critical Fairchild Semiconductor Corporation
Priority to CNB028290518A priority Critical patent/CN100472735C/en
Priority to PCT/US2002/010008 priority patent/WO2003085722A2/en
Priority to JP2003582807A priority patent/JP2005522052A/en
Priority to DE10297694T priority patent/DE10297694T5/en
Publication of WO2003085722A2 publication Critical patent/WO2003085722A2/en
Publication of WO2003085722A3 publication Critical patent/WO2003085722A3/en

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
    • H01L29/7802—Vertical DMOS transistors, i.e. VDMOS transistors
    • H01L29/7813—Vertical DMOS transistors, i.e. VDMOS transistors with trench gate electrode, e.g. UMOS transistors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
    • H01L29/0607—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
    • H01L29/0611—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices
    • H01L29/0615—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE]
    • H01L29/063—Reduced surface field [RESURF] pn-junction structures
    • H01L29/0634—Multiple reduced surface field (multi-RESURF) structures, e.g. double RESURF, charge compensation, cool, superjunction (SJ), 3D-RESURF, composite buffer (CB) structures
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
    • H01L29/0642—Isolation within the component, i.e. internal isolation
    • H01L29/0649—Dielectric regions, e.g. SiO2 regions, air gaps
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
    • H01L29/1095—Body region, i.e. base region, of DMOS transistors or IGBTs

Definitions

  • MOSFET metal oxide semiconductor field effect transistor
  • R DS(O ⁇ ) drain-to-source on-state resistance
  • R DS(O ⁇ ) is defined as the total resistance encountered by a drain current.
  • R DS(O ⁇ ) is proportional to the amount of power consumed while the MOSFET device is on.
  • this total resistance is composed of several resistive components including an inversion channel resistance ("channel resistance"), a starting substrate resistance, an epitaxial portion resistance and other resistances.
  • the epitaxial portion is typically in the form of a layer and may be referred to as an "epilayer”.
  • R DS(on ) Can be reduced in a MOSFET device by reducing the resistance of one or more of these MOSFET device components.
  • Reducing RD S(O ⁇ ) is desirable. For example, reducing R D S( O ⁇ ) for a MOSFET device reduces its power consumption and also cuts down on wasteful heat dissipation.
  • the reduction of RDS (O ⁇ ) for a MOSFET device preferably takes place without detrimentally impacting other MOSFET characteristics such as the maximum breakdown voltage (BV D SS) of the device. At the maximum breakdown voltage, a reverse-biased epilayer/well diode in a MOSFET breaks down resulting in significant and uncontrolled current flowing between the source and drain.
  • the breakdown voltage for a MOSFET device can be increased, for example, by increasing the resistivity of the epilayer or increasing the thickness of the epilayer.
  • increasing the epilayer thickness or the epilayer resistivity undesirably increases RDS(O ⁇ )-
  • Embodiments of the invention address this and other problems.
  • Embodiments of the invention are directed to MOSFET devices and methods of manufacture.
  • the MOSFET devices have a low R D s (on) and have a high breakdown voltage.
  • R DS ( O ⁇ ) for an exemplary 200 V N-channel trench MOSFET can be reduced by 80% as compared to a conventional 200 V N-channel trench MOSFET while maintaining a high breakdown voltage.
  • One embodiment of the invention is directed to a field effect transistor device comprising: a semiconductor substrate of a first conductivity type Having a major surface and a drain region; a well region of a second conductivity type formed in the semiconductor substrate; a source region of the first conductivity type formed in the well region; a trench gate electrode formed adjacent to the source region; and a stripe trench extending from the major surface of the semiconductor substrate into the semiconductor substrate to a predetermined depth.
  • the stripe trench contains a semiconductor material of the second conductivity type to form a PN junction at an interface formed with the semiconductor substrate.
  • Another embodiment of the invention is directed to a method of forming a field effect transistor device comprising: forming a well region of a second conductivity type in a semiconductor substrate of a first conductivity type, the semiconductor substrate having a major surface and a drain region; forming a source region of the first conductivity type in the well region; forming a trench gate electrode adjacent to the source region; forming a stripe trench extending from the major surface of the semiconductor substrate into the semiconductor substrate to a predetermined depth; and depositing a semiconductor material of the second conductivity type within the stripe trench.
  • Yet another embodiment of the invention is directed to a method of forming a field effect transistor device comprising: a) forming a well region of a second conductivity type in a semiconductor substrate of a first conductivity type having a major surface and a drain region; b) forming a source region of the first conductivity type formed in the well region; c) forming a gate electrode adjacent to the source region; d) forming a stripe trench extending from the major surface of the semiconductor substrate into the semiconductor substrate to a predetermined depth; and e) depositing a semiconductor material of the second conductivity type within the stripe trench, wherein at least one of steps a), b), and c) occurs after step e).
  • FIGS. 1(a) to 1(f) show schematic cross-sectional views of a conventional vertical trench MOSFET device. The figures show vertically expanding depletion regions as increasing reverse bias voltages are applied.
  • FIGS. 2(a) to 2(f) show schematic cross-sectional views of a vertical trench MOSFET device according to an embodiment of the invention. The figures show horizontally expanding depletion regions as increasing reverse bias voltages are applied.
  • FIGS. 3(a) to 3(f) show schematic cross sectional views of a vertical trench
  • MOSFET device according to an embodiment of the invention.
  • the figures show horizontally expanding depletion regions as increasing reverse bias voltages are applied.
  • FIG. 4 is a bar graph illustrating the various resistive components making up R DS(O ⁇ ) ⁇ various MOSFET devices with different breakdown voltage ratings.
  • FIG. 5 is a graph comparing reverse IV curves for conventional trench
  • MOSFET devices with a reverse TV curve for a trench MOSFET device according to an embodiment of the invention.
  • FIG. 6 is a graph showing reverse IV curves for trench MOSFET devices with different P- stripe depths. The curves show the effect of varying P- stripe depths on BV D ss-
  • FIG. 7 is a graph showing reverse IV curves for trench MOSFET devices with different P- stripe widths. The curves show the effect of varying P- stripe widths on BVDSS-
  • FIGS. 8(a) to 8(d) are cross-sectional views illustrating a method for forming a MOSFET device according to an embodiment of the invention.
  • FIG. 8(e) shows a cross-sectional view of a MOSFET device with a stripe having a P- lining and a dielectric inner portion.
  • the resistance of the epilayer ip ⁇ a MOSFET becomes an increasingly significant component of R DS(O ⁇ ) for increasing MOSFET voltage breakdown ratings.
  • computer simulations have indicated that for a 30 volt N-channel trench MOSFET device, the epilayer resistance is about 30% or more of the total specific R D S( O ⁇ )- In another example, for a 200 V N-channel trench MOSFET device, the epilayer resistance is about 75 to 90% of the total specific R DS(O ⁇ ) -
  • the reduction of R DS(O ⁇ ) preferably takes place without degrading the breakdown voltage characteristics of the MOSFET device.
  • the maximum breakdown voltage (BV ⁇ ss) of a trench or planar DMOSFET double diffused metal oxide semiconductor field effect transistor
  • BV ⁇ ss maximum breakdown voltage
  • the depletion region is formed by applying a reverse bias voltage across the junction.
  • the reverse-biased epilayer/well diode breaks down and significant current starts to flow. Current flows between the source and drain by an avalanche multiplication process while the gate and the source are shorted together.
  • FIGS. 1(a) to 1(f) show schematic cross-sectional views of a conventional vertical trench MOSFET device.
  • Each cross-section shows a plurality of gate structures 45 at a major surface of a semiconductor substrate 29.
  • the semiconductor substrate 29 comprises an N- epilayer 32 and a drain region 31.
  • N+ source regions, P- wells, and P+ body regions are shown.
  • N+ source regions and P+ body regions are not shown in FIGS. 1(b) to 1(f), 2(a) to 2(f), and 3(a) to 3(f).
  • the N- epilayer 32 has a resistivity of about 5.0 ohm-cm and an epilayer dopant concentration, N d (epi), of about lxl0 l5 cm '3 .
  • the thickness of the N- epilayer 32 is about 20 microns.
  • the device also has an "effective" epilayer thickness (sometimes referred to as "effective epi") of about 16.5 microns.
  • the effective epilayer thickness is the thickness of the epilayer after taking into account any up diffusion of atoms from the N+ drain region 31 and the formation of regions such as doped regions (e.g., P- wells) in the semiconductor substrate 29.
  • the effective epilayer thickness can be substantially equal to the distance between the bottom of a P+ body or a P- well and the endpoint of any up-diffused donors in the N- epilayer 32 from the N+ substrate 31.
  • the effective epilayer for the device may also include the drift region for the device.
  • FIGS. 1(a) to 1(f) also shows the maximum electric field established ("E maX ”) as different reverse bias voltages are applied. As shown in the figures, as the reverse bias voltage is increased, E max also increases. If E max exceeds the critical electric field for a given dopant concentration, avalanche breakdown occurs. Consequently, E max is desirably less than the critical electric field.
  • FIGS. 1(a) to 1(f) respectively show how the depletion region 50 expands as increasing reverse bias voltages of 0V, 10V, 50V, 100V, 200V, and 250V are applied to the conventional trench MOSFET device.
  • the depletion region 50 spreads "vertically" in a direction from the P- well/epilayer interface to the N+ drain region 31. This vertical growth of the depletion region forces the trade-off between lower Ros (on ) and higher BVQ SS in conventional trench MOSFET devices.
  • the present invention provides an improved MOSFET device wherein the depletion region initially spreads "horizontally” as higher reverse bias voltages are applied.
  • a number of additional (and preferably deep) trenches are formed in the semiconductor substrate.. These deep trenches are eventually used to form stripes that induce the formation of a horizontally spreading depletion region.
  • the stripes comprise a material of the opposite type conductivity to the epilayer.
  • the stripes may comprise a P type material (e.g., a P, P+, or P- silicon) while the epilayer may comprise an N type material.
  • Individual stripes may be present between adjacent gate structures and can extend from the major surface of the semiconductor substrate and into the epilayer. The stripes can also extend any suitable distance into the epilayer.
  • the stripes extend all the way to the epilayer/drain region interface.
  • the presence of the stripes allows the use of a lower resistance epilayer without exceeding the critical electric field.
  • R DS(on) can be reduced without detrimentally affecting other MOSFET device characteristics such as the breakdown voltage.
  • FIGS. 2(a) to 2(f) illustrate an embodiment of the invention. These figures illustrate how a depletion region spreads as greater reverse bias voltages are applied.
  • the gate bias voltages applied in the examples shown in FIGS. 2(a) to 2(f) are 0V, IV, 2V, 10V, 200V, and 250V.
  • each of the cross-sections of FIGS. 2(a) to 2(f) include a plurality of trench gate structures 45 and a N- epilayer 32.
  • the N- epilayer 32 is present in a semiconductor substrate 29.
  • a plurality of trenches forming stripes 35 e.g.,
  • the depletion region 50 initially spreads "horizontally" away from the sides of the stripes 35.
  • the regions between adjacent stripes 35 are quickly depleted of charge carriers as the depletion region 32 expands from the side-surfaces of adjacent stripes 35.
  • the depletion region 50 spreads vertically in a direction from the ends of the stripes 35 towards the N+ drain region 31.
  • the epilayer 32 in the embodiment is depleted of charge carriers much more quickly than when depletion initially occurs in a "vertical" manner (e.g., as shown in FIGS. 1(a) to 1(f)).
  • the depletion region 50 is similar in area with significantly less applied voltage (2V compared to 200 V).
  • FIGS. 3(a) to 3(f) show cross sections of another MOSFET device according to another embodiment of the invention.
  • like elements are denoted by like numerals in prior figures.
  • the epilayer 50 in the MOSFET device shown in FIGS. 3(a) to 3(f) has a resistivity of about 0.6 ohm-cm, a dopant concentration (N d ) of about lxlO 16 cm "3 , a thickness of about 16 microns, and an effective epilayer thickness of about 12.5 microns.
  • 3(a) to 3(f) respectively show how the depletion region 50 changes at reverse bias voltages of OV, 10V, 50V, 100V, 200V, and 250V.
  • the depletion region 50 initially spreads "horizontally" as higher reverse bias voltages are applied.
  • the maximum electric field (E m a x ) at each of these applied reverse bias voltages does not exceed the critical field for avalanche breakdown for the stated dopant concentration. Consequently, a high breakdown voltage (e.g., 250 V) can be obtained while using a thinner and lower resistivity.
  • the thinner and lower resistivity epilayer advantageously results in a lower resistance epilayer and thus, a reduced RD S ( O ⁇ ) value.
  • the dimensions and doping level in the stripes 35 are adjusted to balance the total charge in the stripes with the total charge in the epilayer depletion region 50.
  • FIG. 4 shows a bar graph illustrating some components of RDS (O ⁇ ) for a number of N-channel MOSFET devices with different breakdown voltage ratings.
  • Bar (a) represents the RDS( O ⁇ ) for a control N-channel 30 V MOSFET device at 500 A.
  • Bars b) to (f) refer to conventional trench N-channel MOSFET devices with respective breakdown voltages of 60, 80, 100, 150, and 200 V. As is clearly evident in FIG.
  • the epilayer resistance has a greater impact on R DS(O ⁇ ) -
  • the epilayer resistance constitutes over 90% of the total specific R DS ( O ⁇ ).
  • the epilayer resistance has a significantly lower impact on
  • the epilayer resistance can be lowered by incorporating trenched stripes in the epilayer. This reduces RD S(O ⁇ ) as compared to a similar conventional MOSFET device with a similar breakdown voltage rating.
  • bar (g) in FIG. 4 shows the improvement provided for a trench MOSFET device according to an exemplary embodiment of the invention. As shown, the epilayer resistance can be significantly reduced when using trenched stripes having the opposite conductivity of the epilayer in a MOSFET device. As shown at bar (g), the total specific R D S (O ⁇ ) for a 200 V trench N-channel MOSFET device is less than 1.4 milliohm-cm 2 .
  • the total specific Ros (on ) is about 7.5 milliohm-cm 2 . Accordingly, these exemplary embodiments of the invention can exhibit a greater than 5-fold reduction in RD S ( O ⁇ ) than conventional trench MOSFET devices.
  • FIGS. 5 to 11 show graphs of reverse IV curves for MOSFET devices according to embodiments of the invention.
  • FIG. 5 is a graph showing reverse IV curves for conventional trench MOSFET devices and a MOSFET device according to an embodiment of the invention.
  • FIG. 5 shows IN curves 500, 502 for two MOSFET devices without P- stripes.
  • the first curve 500 is for a MOSFET device with an epilayer resistance of 0.8 milliohm-cm and an epilayer thickness of 15 microns.
  • the second curve 502 is for a MOSFET device with an epilayer resistivity of 4.6 milliohm-cm and an epilayer thickness of 19.5 microns.
  • the MOSFET device with the thicker epilayer and higher resistance has a higher breakdown voltage.
  • An IV curve 504 for an embodiment of the invention is also shown in FIG. 5.
  • This exemplary embodiment has an epilayer resistance of about 0.8 ohm-cm, an epilayer thickness of about 15 microns and a P- stripe about 12 microns deep.
  • this device embodiment has a relatively thin epilayer and a relatively low epilayer resistivity (and therefore a low RD S(O ⁇ ) )- It also has a breakdown voltage approaching 220 V. The breakdown voltage is comparable to the breakdown voltage exhibited by a conventional MOSFET device having a thicker and more resistive epilayer.
  • FIG. 6 shows reverse IV curves for MOSFET devices according to embodiments of the invention.
  • the curves show the effect of varying the P- stripe depth on BVD SS - In these devices, the epilayer has a resistance of about 0.8 ohm-cm and a thickness of about 13 microns.
  • the P- stripe width is about 1.0 microns.
  • the dopant concentration in the P- stripe is about 2.2xl0 l ⁇ cm '3 .
  • the P- stripe depth was varied at about 8, 10, and 12, microns.
  • the IN curves for these variations show that the breakdown voltage increases as the depth of the P- stripes is increased.
  • FIG. 7 shows reverse IV curves for MOSFET devices according to embodiments of the invention.
  • the curves show the effect of P- stripe width variations on BVDS S -
  • the devices have an epilayer resistance of about 0.8 ohm-cm and a thickness of about 13 microns.
  • the P- stripe depth is about 10 microns, and the dopant concentration in the P- stripe is about 2.2xl0 16 cm *3 .
  • IV curves for P- stripes with widths of about 0.8, 1.0, and 1.2 microns are shown.
  • the IN curves show that the breakdown voltage is higher when the width of the P- stripes is equal to 1 micron.
  • Embodiments of the present invention can be applied to both trench and planar MOSFET technologies.
  • trench MOSFET devices are preferred as they advantageously occupy less space than planar MOSFET devices.
  • the breakdown voltage of the device may be from about 100 to about 400 volts in some embodiments.
  • a method of manufacturing a MOSFET device according to the present invention is described below in the context of a trenched gate process.
  • FIG. 8(d) A detailed drawing of a power trench MOSFET device according to an embodiment of the invention is shown in FIG. 8(d).
  • the power trench MOSFET device comprises a semiconductor substrate 29 having a dram region 31 and an N- epitaxial portion 32 proximate the drain region 31.
  • the semiconductor substrate 29 may comprise any suitable semiconductor material including Si, GaAs, etc.
  • the drift region for the MOSFET device may be present in the epitaxial portion 32 of the semiconductor substrate 29.
  • a plurality of gate structures 45 are proximate the major surface 28 of the semiconductor substrate 29, and each gate structure 45 comprises a gate electrode 43 and a dielectric layer 44 on the gate electrode 43.
  • a plurality of N+ source regions 36 are formed in the semiconductor substrate 29. Each N+ source region 36 is adjacent to one of the gate structures 45 and is formed in a plurality of P- well regions 34, which are also formed in the semiconductor substrate 29. Each P- well region 34 is disposed adjacent to one of the gate structures 45.
  • a contact 41 for the source regions 36 is present on the major surface 28 of the semiconductor substrate 29.
  • the contact 41 may comprise a metal such as aluminum.
  • other components which may be present in a MOSFET device e.g., a passivation layer
  • FIG. 8(d) may not be shown in FIG. 8(d).
  • a trenched P- stripe 35 is present in the semiconductor substrate 29.
  • a plurality of P- stripes 35 may be respectively disposed between adjacent gate structures 45 when the gate structures 45 form an array of gate structures 45.
  • the P- stripe 35 shown in FIG. 8(d) is disposed between adjacent gate structures 45.
  • the P- stripe 35 shown in the figure is generally vertical and is oriented generally perpendicular to the orientation of the semiconductor substrate 29.
  • the P- stripe 35 extends past the gate structures 45 and may penetrate most of the N- epitaxial portion 32.
  • the N- epitaxial portion 32 in this embodiment surrounds the bottom and sides of the P- stripe 35.
  • the dopant concentration at the sides and below the P- stripe 35 may be similar in this embodiment.
  • the P- stripe 35 has generally parallel sidewalls and a generally flat bottom. If the sidewalls are generally parallel, thin P- stripes 35 can be present between adjacent gate structures 45.
  • the pitch between gate structures 45 can be minimized consequently resulting in MOSFET arrays of reduced size.
  • the gate structure 45 (or gate electrode) pitch may be less than about 10 microns (e.g., between about 4 to about 6 microns).
  • the width of the P- stripes 35 may be less than about 2 or 3 microns (e.g., between about 1 and about 2 microns).
  • the stripe trenches in embodiments of the invention are filled or lined with a material of the opposite doping to the epitaxial portion in the semiconductor substrate.
  • An embodiment of this type is shown in FIG. 8(e) and is described in greater detail below.
  • the stripe may comprise an inner dielectric portion and an outer semiconductor layer of the opposite conductivity type as the epitaxial portion.
  • the inner dielectric portion may comprise silicon oxide or air while the outer semiconductor layer may comprise P or N type epitaxial silicon.
  • the presence of the doped stripes may also be used as a heavy body to improve the ruggedness of the formed device.
  • the presence of P- stripes penetrating the epilayer is believed to stabilize voltage variations in the device, thus increasing the device's reliability.
  • a structure including a semiconductor substrate 29 is provided.
  • the semiconductor substrate 29 may comprise an N+ drain region 31 and an N- epitaxial portion 32.
  • Gate trenches 30 are formed proximate a major surface 28 of the semiconductor substrate 29. These gate trenches 30 may be formed by using, for example, anisotropic etching methods well known in the art.
  • gate structures 45 are formed within the gate trenches 30 using methods well known in the art.
  • Each gate structure 45 comprises a dielectric layer 44 and a gate electrode 43.
  • the gate electrode 43 may comprise polysilicon and the dielectric layer 44 may comprise silicon dioxide.
  • Source regions, well regions, and other structures may also be formed in the semiconductor substrate 29 after or before forming the gate structures 45.
  • P- well regions 34 are formed in the semiconductor substrate 29 and then N+ source regions 36 are formed in the semiconductor substrate 29.
  • Conventional ion implantation or conventional diffusion processes may be used to form these regions. In this example, these doped regions are formed after the formation of the gate structures 45.
  • the stripe trench 30 shown in FIG. 8(c) may be formed, e.g., by an anisotropic etching process.
  • the formed stripe trench 30 extends from the major surface 28 of the semiconductor substrate 29. It may extend any suitable distance past the gate structures 45 to the interface between the epitaxial portion 32 and the drain region 31.
  • the stripe trench 30 (and also the stripe material disposed therein) terminates at a depth which is between half the thickness of the N- epitaxial portion 32 and the full thickness of the epitaxial portion 32.
  • the stripe trench 30 may extend to the interface between the epitaxial portion 32 and the drain region 31.
  • a stripe 35 is formed in the stripe trench 30.
  • the stripe 35 comprises a material of the second conductivity type.
  • the material of the second conductivity type is an epitaxial material such as epitaxial P type silicon (e.g., P, P+, P- silicon).
  • the stripe trenches 30 may be filled using any suitable method including a selective epitaxial growth (SEG) process.
  • the trenches 30 may be filled with epitaxial silicon with doping occurring in-situ.
  • the material of the second conductivity type may completely fill the stripe trench 30 as shown in FIG. 8(d) or may line the stripe trench 35 as shown in FIG. 8(e).
  • the stripe 35 comprises a P- layer 35(a) and an inner dielectric material 35(b).
  • the P- layer 35(a) may be deposited in the formed stripe trench first, and then the dielectric material 35(b) may be deposited to fill the enclosure formed by the P- layer 35(a).
  • the inner dielectric material may be formed by oxidizing the P- layer 35(a).
  • the dielectric material 35(b) may comprise a material such as silicon dioxide or air.
  • the stripe trench 30 and the stripes 35 of a second conductivity type are preferably formed after at least one of the source regions 36, the gate structures 45, and the well regions 34 are formed.
  • the stripes 35 are not subjected to the high temperature processing used to form the gate structures 45 or the P- well regions 34.
  • the high temperature processing e.g., ion implantation, high temperature drives
  • the high temperature processing used to form the P- well regions can last as long as 1 to 3 hours at high temperatures (e.g., greater than 1 100 °C).
  • the formation of the P- stripes 35 in the semiconductor substrate 29, on the other hand does not detrimentally affect previously formed gate structures 45, P- well regions 34, or the N+ source regions 36.
  • the width of the P- stripes 35 may not be uniform down the P- stripe 35 and may decrease the effectiveness of the formed device. For example, dopant from a laterally enlarged P- stripe 35 could diffuse into the channel region of the MOSFET device thereby influencing the threshold voltage characteristics of the MOSFET device. Moreover, wider P- stripes can result in a larger gate structure 45 pitch, thus increasing the size of a corresponding array of gate structures 45.
  • additional layers of material may be deposited. Additional layers may include a metal contact layer 41 and a passivation layer (not shown). These additional layers may be formed by any suitable method known in the art.
  • embodiments of the invention are not limited thereto.
  • embodiments of the invention have been described with reference to N type semiconductors, P- stripes, etc. It is understood that the invention is not limited thereto and that the doping polarities of the structures shown and described could be reversed.
  • P- stripes are mentioned in detail, it is understood that the stripes used in embodiments of the invention may be P or N type.
  • the stripes or other device elements may also have any suitable acceptor or donor concentration (e.g., +, ++, -, ⁇ , etc.).

Abstract

A field effect transistor device and a method for making a field effect transistor device are disclosed. The field effect transistor device includes a stripe trench extending from the major surface of a semiconductor substrate (29) into the semiconductor substrate (29) to a predetermined depth. The stripe trench (35) contains a semiconductor material of the second conductivity type to form a PN junction at an interface formed with the semiconductor substrate (29).

Description

Field Effect Transistor Having A Lateral Depletion Structure
FIELD OF THE INVENTION
Embodiments of the invention relate to field effect transistors such as
MOSFET (metal oxide semiconductor field effect transistor) devices and methods for making field effect transistors.
BACKGROUND OF THE INVENTION
Power MOSFET devices are well known and are used in many applications. Exemplary applications include automotive electronics, portable electronics, power supplies, and telecommunications. One important electrical characteristic of a power MOSFET device is its drain-to-source on-state resistance (RDS(OΠ)), which is defined as the total resistance encountered by a drain current. RDS(OΠ) is proportional to the amount of power consumed while the MOSFET device is on. In a vertical power MOSFET device, this total resistance is composed of several resistive components including an inversion channel resistance ("channel resistance"), a starting substrate resistance, an epitaxial portion resistance and other resistances. The epitaxial portion is typically in the form of a layer and may be referred to as an "epilayer". RDS(on)Can be reduced in a MOSFET device by reducing the resistance of one or more of these MOSFET device components.
Reducing RDS(OΠ) is desirable. For example, reducing RDS(OΠ) for a MOSFET device reduces its power consumption and also cuts down on wasteful heat dissipation. The reduction of RDS(OΠ) for a MOSFET device preferably takes place without detrimentally impacting other MOSFET characteristics such as the maximum breakdown voltage (BVDSS) of the device. At the maximum breakdown voltage, a reverse-biased epilayer/well diode in a MOSFET breaks down resulting in significant and uncontrolled current flowing between the source and drain. It is also desirable to maximize the breakdown voltage for a MOSFET device without increasing RDS(OΠ)- The breakdown voltage for a MOSFET device can be increased, for example, by increasing the resistivity of the epilayer or increasing the thickness of the epilayer. However, increasing the epilayer thickness or the epilayer resistivity undesirably increases RDS(OΠ)- It would be desirable to provide for a MOSFET device with a high breakdown voltage and a low RDS(OΠ). Embodiments of the invention address this and other problems.
SUMMARY OF THE INVENTION
Embodiments of the invention are directed to MOSFET devices and methods of manufacture. The MOSFET devices have a low RDs(on) and have a high breakdown voltage. For example, with the current state of the art, in embodiments of the invention, RDS(OΠ) for an exemplary 200 V N-channel trench MOSFET can be reduced by 80% as compared to a conventional 200 V N-channel trench MOSFET while maintaining a high breakdown voltage.
One embodiment of the invention is directed to a field effect transistor device comprising: a semiconductor substrate of a first conductivity type Having a major surface and a drain region; a well region of a second conductivity type formed in the semiconductor substrate; a source region of the first conductivity type formed in the well region; a trench gate electrode formed adjacent to the source region; and a stripe trench extending from the major surface of the semiconductor substrate into the semiconductor substrate to a predetermined depth. The stripe trench contains a semiconductor material of the second conductivity type to form a PN junction at an interface formed with the semiconductor substrate.
Another embodiment of the invention is directed to a method of forming a field effect transistor device comprising: forming a well region of a second conductivity type in a semiconductor substrate of a first conductivity type, the semiconductor substrate having a major surface and a drain region; forming a source region of the first conductivity type in the well region; forming a trench gate electrode adjacent to the source region; forming a stripe trench extending from the major surface of the semiconductor substrate into the semiconductor substrate to a predetermined depth; and depositing a semiconductor material of the second conductivity type within the stripe trench.
Yet another embodiment of the invention is directed to a method of forming a field effect transistor device comprising: a) forming a well region of a second conductivity type in a semiconductor substrate of a first conductivity type having a major surface and a drain region; b) forming a source region of the first conductivity type formed in the well region; c) forming a gate electrode adjacent to the source region; d) forming a stripe trench extending from the major surface of the semiconductor substrate into the semiconductor substrate to a predetermined depth; and e) depositing a semiconductor material of the second conductivity type within the stripe trench, wherein at least one of steps a), b), and c) occurs after step e).
These and other embodiments of the invention are described in greater detail below with reference to the appended drawings.
BRIEF DESCRIPTION OF THE DRAWINGS
FIGS. 1(a) to 1(f) show schematic cross-sectional views of a conventional vertical trench MOSFET device. The figures show vertically expanding depletion regions as increasing reverse bias voltages are applied.
FIGS. 2(a) to 2(f) show schematic cross-sectional views of a vertical trench MOSFET device according to an embodiment of the invention. The figures show horizontally expanding depletion regions as increasing reverse bias voltages are applied. FIGS. 3(a) to 3(f) show schematic cross sectional views of a vertical trench
MOSFET device according to an embodiment of the invention. The figures show horizontally expanding depletion regions as increasing reverse bias voltages are applied.
FIG. 4 is a bar graph illustrating the various resistive components making up RDS(OΠ) ύ various MOSFET devices with different breakdown voltage ratings. FIG. 5 is a graph comparing reverse IV curves for conventional trench
MOSFET devices with a reverse TV curve for a trench MOSFET device according to an embodiment of the invention.
FIG. 6 is a graph showing reverse IV curves for trench MOSFET devices with different P- stripe depths. The curves show the effect of varying P- stripe depths on BVDss- FIG. 7 is a graph showing reverse IV curves for trench MOSFET devices with different P- stripe widths. The curves show the effect of varying P- stripe widths on BVDSS-
FIGS. 8(a) to 8(d) are cross-sectional views illustrating a method for forming a MOSFET device according to an embodiment of the invention.
FIG. 8(e) shows a cross-sectional view of a MOSFET device with a stripe having a P- lining and a dielectric inner portion. DESCRIPTION OF THE SPECIFIC EMBODIMENTS
The present inventor has found that the resistance of the epilayer ip^a MOSFET becomes an increasingly significant component of RDS(OΠ) for increasing MOSFET voltage breakdown ratings. For example, computer simulations have indicated that for a 30 volt N-channel trench MOSFET device, the epilayer resistance is about 30% or more of the total specific RDS(OΠ)- In another example, for a 200 V N-channel trench MOSFET device, the epilayer resistance is about 75 to 90% of the total specific RDS(OΠ)- Thus, for higher voltage applications in particular, it would be desirable to reduce the resistance of the epilayer and thus reduce Ros(on) for a corresponding MOSFET device. The reduction of RDS(OΠ) preferably takes place without degrading the breakdown voltage characteristics of the MOSFET device.
Many numerical examples are provided to illustrate embodiments of the invention. It is to be understood that numerical examples such as breakdown voltage, RDS(OΠ), etc. are provided herein for illustrative purposes only. These and other numbers or values in the application may vary significantly or insignificantly depending upon the specific semiconductor fabrication process used and, in particular, with future advances in semiconductor processing.
Under normal operation, the maximum breakdown voltage (BV^ss) of a trench or planar DMOSFET (double diffused metal oxide semiconductor field effect transistor) is obtained by forming a depletion region at a junction between the epilayer and a well region of opposite conductivity type as the epilayer. The depletion region is formed by applying a reverse bias voltage across the junction. At the breakdown voltage, the reverse-biased epilayer/well diode breaks down and significant current starts to flow. Current flows between the source and drain by an avalanche multiplication process while the gate and the source are shorted together.
The formation of depletion regions in a conventional trench MOSFET device can be described with reference to FIGS. 1(a) to 1(f). These figures show schematic cross-sectional views of a conventional vertical trench MOSFET device. Each cross-section shows a plurality of gate structures 45 at a major surface of a semiconductor substrate 29. The semiconductor substrate 29 comprises an N- epilayer 32 and a drain region 31. In FIG. 1(a), N+ source regions, P- wells, and P+ body regions are shown. In order to clearly illustrate the horizontal depletion effect, N+ source regions and P+ body regions are not shown in FIGS. 1(b) to 1(f), 2(a) to 2(f), and 3(a) to 3(f). In this example, the N- epilayer 32 has a resistivity of about 5.0 ohm-cm and an epilayer dopant concentration, Nd(epi), of about lxl0l5cm'3. The thickness of the N- epilayer 32 is about 20 microns. The device also has an "effective" epilayer thickness (sometimes referred to as "effective epi") of about 16.5 microns. The effective epilayer thickness is the thickness of the epilayer after taking into account any up diffusion of atoms from the N+ drain region 31 and the formation of regions such as doped regions (e.g., P- wells) in the semiconductor substrate 29. For example, the effective epilayer thickness can be substantially equal to the distance between the bottom of a P+ body or a P- well and the endpoint of any up-diffused donors in the N- epilayer 32 from the N+ substrate 31. The effective epilayer for the device may also include the drift region for the device.
Each of the FIGS. 1(a) to 1(f) also shows the maximum electric field established ("EmaX") as different reverse bias voltages are applied. As shown in the figures, as the reverse bias voltage is increased, Emax also increases. If Emax exceeds the critical electric field for a given dopant concentration, avalanche breakdown occurs. Consequently, Emax is desirably less than the critical electric field.
FIGS. 1(a) to 1(f) respectively show how the depletion region 50 expands as increasing reverse bias voltages of 0V, 10V, 50V, 100V, 200V, and 250V are applied to the conventional trench MOSFET device. As shown in the figures, as greater reverse bias voltages are applied, the depletion region 50 spreads "vertically" in a direction from the P- well/epilayer interface to the N+ drain region 31. This vertical growth of the depletion region forces the trade-off between lower Ros(on) and higher BVQSS in conventional trench MOSFET devices.
The present invention provides an improved MOSFET device wherein the depletion region initially spreads "horizontally" as higher reverse bias voltages are applied. In embodiments of the invention, a number of additional (and preferably deep) trenches are formed in the semiconductor substrate.. These deep trenches are eventually used to form stripes that induce the formation of a horizontally spreading depletion region. The stripes comprise a material of the opposite type conductivity to the epilayer. For example, the stripes may comprise a P type material (e.g., a P, P+, or P- silicon) while the epilayer may comprise an N type material. Individual stripes may be present between adjacent gate structures and can extend from the major surface of the semiconductor substrate and into the epilayer. The stripes can also extend any suitable distance into the epilayer. For example, in some embodiments, the stripes extend all the way to the epilayer/drain region interface. The presence of the stripes allows the use of a lower resistance epilayer without exceeding the critical electric field. As will be explained in greater detail below, RDS(on)can be reduced without detrimentally affecting other MOSFET device characteristics such as the breakdown voltage.
FIGS. 2(a) to 2(f) illustrate an embodiment of the invention. These figures illustrate how a depletion region spreads as greater reverse bias voltages are applied. The gate bias voltages applied in the examples shown in FIGS. 2(a) to 2(f) are 0V, IV, 2V, 10V, 200V, and 250V. Like the conventional trench MOSFET device shown in FIGS 1(a) to 1(f), each of the cross-sections of FIGS. 2(a) to 2(f) include a plurality of trench gate structures 45 and a N- epilayer 32. The N- epilayer 32 is present in a semiconductor substrate 29. However, in FIGS. 2(a) to 2(f), a plurality of trenches forming stripes 35 (e.g.,
P stripes) of the opposite conductivity type as the N- epilayer 32 are respectively disposed between adjacent gate structures 45. In this example, the stripes 35 comprise a P type material. As shown in FIGS. 2(a) to 2(c), as greater reverse bias voltages are applied, the depletion region 50 initially spreads "horizontally" away from the sides of the stripes 35. The regions between adjacent stripes 35 are quickly depleted of charge carriers as the depletion region 32 expands from the side-surfaces of adjacent stripes 35. After the regions between adjacent stripes 35 are depleted of charge carriers, the depletion region 50 spreads vertically in a direction from the ends of the stripes 35 towards the N+ drain region 31. The epilayer 32 in the embodiment is depleted of charge carriers much more quickly than when depletion initially occurs in a "vertical" manner (e.g., as shown in FIGS. 1(a) to 1(f)). As illustrated in FIG. 2(c) (reverse bias voltage = 2V) and FIG. 1(e) (reverse bias voltage = 200 V), the depletion region 50 is similar in area with significantly less applied voltage (2V compared to 200 V).
FIGS. 3(a) to 3(f) show cross sections of another MOSFET device according to another embodiment of the invention. In these figures, like elements are denoted by like numerals in prior figures. However, unlike the MOSFET devices described in prior figures, the epilayer 50 in the MOSFET device shown in FIGS. 3(a) to 3(f) has a resistivity of about 0.6 ohm-cm, a dopant concentration (Nd) of about lxlO16 cm"3, a thickness of about 16 microns, and an effective epilayer thickness of about 12.5 microns. FIGS. 3(a) to 3(f) respectively show how the depletion region 50 changes at reverse bias voltages of OV, 10V, 50V, 100V, 200V, and 250V. Like the MOSFET device embodiment shown in FIGS. 2(a) to 2(f), the depletion region 50 initially spreads "horizontally" as higher reverse bias voltages are applied. Also, in this example, the maximum electric field (Emax) at each of these applied reverse bias voltages does not exceed the critical field for avalanche breakdown for the stated dopant concentration. Consequently, a high breakdown voltage (e.g., 250 V) can be obtained while using a thinner and lower resistivity. The thinner and lower resistivity epilayer advantageously results in a lower resistance epilayer and thus, a reduced RDS(OΠ) value. The dimensions and doping level in the stripes 35 are adjusted to balance the total charge in the stripes with the total charge in the epilayer depletion region 50.
As noted above, as the breakdown voltage ratings for MOSFET devices increase, the epilayer resistance becomes a significantly increasing component of the total specific RDS(OΠ)- For example, FIG. 4 shows a bar graph illustrating some components of RDS(OΠ) for a number of N-channel MOSFET devices with different breakdown voltage ratings. Bar (a) represents the RDS(OΠ) for a control N-channel 30 V MOSFET device at 500 A. Bars b) to (f) refer to conventional trench N-channel MOSFET devices with respective breakdown voltages of 60, 80, 100, 150, and 200 V. As is clearly evident in FIG. 4, as the breakdown voltage increases, the epilayer resistance has a greater impact on RDS(OΠ)- For example, in the conventional 200 V N-channel MOSFET device example, the epilayer resistance constitutes over 90% of the total specific RDS(OΠ). In contrast, in the 30 V N- channel MOSFET example, the epilayer resistance has a significantly lower impact on
RDS(on)-
In embodiments of the invention, the epilayer resistance can be lowered by incorporating trenched stripes in the epilayer. This reduces RDS(OΠ) as compared to a similar conventional MOSFET device with a similar breakdown voltage rating. For example, bar (g) in FIG. 4 shows the improvement provided for a trench MOSFET device according to an exemplary embodiment of the invention. As shown, the epilayer resistance can be significantly reduced when using trenched stripes having the opposite conductivity of the epilayer in a MOSFET device. As shown at bar (g), the total specific RDS(OΠ) for a 200 V trench N-channel MOSFET device is less than 1.4 milliohm-cm2. In contrast, for a conventional 200 V N-channel trench MOSFET without the stripes of the opposite conductivity, the total specific Ros(on) is about 7.5 milliohm-cm2. Accordingly, these exemplary embodiments of the invention can exhibit a greater than 5-fold reduction in RDS(OΠ) than conventional trench MOSFET devices.
FIGS. 5 to 11 show graphs of reverse IV curves for MOSFET devices according to embodiments of the invention.
FIG. 5 is a graph showing reverse IV curves for conventional trench MOSFET devices and a MOSFET device according to an embodiment of the invention. FIG. 5 shows IN curves 500, 502 for two MOSFET devices without P- stripes. The first curve 500 is for a MOSFET device with an epilayer resistance of 0.8 milliohm-cm and an epilayer thickness of 15 microns. The second curve 502 is for a MOSFET device with an epilayer resistivity of 4.6 milliohm-cm and an epilayer thickness of 19.5 microns. As expected, the MOSFET device with the thicker epilayer and higher resistance has a higher breakdown voltage.
An IV curve 504 for an embodiment of the invention is also shown in FIG. 5. This exemplary embodiment has an epilayer resistance of about 0.8 ohm-cm, an epilayer thickness of about 15 microns and a P- stripe about 12 microns deep. As shown by the IV curve 504, this device embodiment has a relatively thin epilayer and a relatively low epilayer resistivity (and therefore a low RDS(OΠ))- It also has a breakdown voltage approaching 220 V. The breakdown voltage is comparable to the breakdown voltage exhibited by a conventional MOSFET device having a thicker and more resistive epilayer.
FIG. 6 shows reverse IV curves for MOSFET devices according to embodiments of the invention. The curves show the effect of varying the P- stripe depth on BVDSS- In these devices, the epilayer has a resistance of about 0.8 ohm-cm and a thickness of about 13 microns. The P- stripe width is about 1.0 microns. The dopant concentration in the P- stripe is about 2.2xl0lδ cm'3. The P- stripe depth was varied at about 8, 10, and 12, microns. The IN curves for these variations show that the breakdown voltage increases as the depth of the P- stripes is increased. FIG. 7 shows reverse IV curves for MOSFET devices according to embodiments of the invention. The curves show the effect of P- stripe width variations on BVDSS- In this example, the devices have an epilayer resistance of about 0.8 ohm-cm and a thickness of about 13 microns. The P- stripe depth is about 10 microns, and the dopant concentration in the P- stripe is about 2.2xl016 cm*3. IV curves for P- stripes with widths of about 0.8, 1.0, and 1.2 microns are shown. The IN curves show that the breakdown voltage is higher when the width of the P- stripes is equal to 1 micron.
Embodiments of the present invention can be applied to both trench and planar MOSFET technologies. However, trench MOSFET devices are preferred as they advantageously occupy less space than planar MOSFET devices. In either case, the breakdown voltage of the device may be from about 100 to about 400 volts in some embodiments. For illustrative purposes, a method of manufacturing a MOSFET device according to the present invention is described below in the context of a trenched gate process. A detailed drawing of a power trench MOSFET device according to an embodiment of the invention is shown in FIG. 8(d). The power trench MOSFET device comprises a semiconductor substrate 29 having a dram region 31 and an N- epitaxial portion 32 proximate the drain region 31. The semiconductor substrate 29 may comprise any suitable semiconductor material including Si, GaAs, etc. The drift region for the MOSFET device may be present in the epitaxial portion 32 of the semiconductor substrate 29. A plurality of gate structures 45 are proximate the major surface 28 of the semiconductor substrate 29, and each gate structure 45 comprises a gate electrode 43 and a dielectric layer 44 on the gate electrode 43. A plurality of N+ source regions 36 are formed in the semiconductor substrate 29. Each N+ source region 36 is adjacent to one of the gate structures 45 and is formed in a plurality of P- well regions 34, which are also formed in the semiconductor substrate 29. Each P- well region 34 is disposed adjacent to one of the gate structures 45. A contact 41 for the source regions 36 is present on the major surface 28 of the semiconductor substrate 29. The contact 41 may comprise a metal such as aluminum. For purposes of clarity, other components which may be present in a MOSFET device (e.g., a passivation layer) may not be shown in FIG. 8(d).
In FIG. 8(d), a trenched P- stripe 35 is present in the semiconductor substrate 29. A plurality of P- stripes 35 may be respectively disposed between adjacent gate structures 45 when the gate structures 45 form an array of gate structures 45. The P- stripe 35 shown in FIG. 8(d) is disposed between adjacent gate structures 45. As shown, the P- stripe 35 shown in the figure is generally vertical and is oriented generally perpendicular to the orientation of the semiconductor substrate 29. The P- stripe 35 extends past the gate structures 45 and may penetrate most of the N- epitaxial portion 32. The N- epitaxial portion 32 in this embodiment surrounds the bottom and sides of the P- stripe 35. The dopant concentration at the sides and below the P- stripe 35 may be similar in this embodiment.
Preferably, the P- stripe 35 has generally parallel sidewalls and a generally flat bottom. If the sidewalls are generally parallel, thin P- stripes 35 can be present between adjacent gate structures 45. The pitch between gate structures 45 can be minimized consequently resulting in MOSFET arrays of reduced size. In exemplary embodiments of the invention, the gate structure 45 (or gate electrode) pitch may be less than about 10 microns (e.g., between about 4 to about 6 microns). The width of the P- stripes 35 may be less than about 2 or 3 microns (e.g., between about 1 and about 2 microns).
The stripe trenches in embodiments of the invention are filled or lined with a material of the opposite doping to the epitaxial portion in the semiconductor substrate. An embodiment of this type is shown in FIG. 8(e) and is described in greater detail below. If the stripe is lined with a material of the opposite conductivity type as the epitaxial portion, the stripe may comprise an inner dielectric portion and an outer semiconductor layer of the opposite conductivity type as the epitaxial portion. For example, the inner dielectric portion may comprise silicon oxide or air while the outer semiconductor layer may comprise P or N type epitaxial silicon.
The presence of the doped stripes may also be used as a heavy body to improve the ruggedness of the formed device. For example, like the presence of a P type heavy body in the epilayer, the presence of P- stripes penetrating the epilayer is believed to stabilize voltage variations in the device, thus increasing the device's reliability.
Suitable methods for forming the inventive power trench MOSFET devices can be described with reference to FIGS. 8(a) to 8(d).
With reference to FIG. 8(a), a structure including a semiconductor substrate 29 is provided. The semiconductor substrate 29 may comprise an N+ drain region 31 and an N- epitaxial portion 32. Gate trenches 30 are formed proximate a major surface 28 of the semiconductor substrate 29. These gate trenches 30 may be formed by using, for example, anisotropic etching methods well known in the art. After the gate trenches 30 are formed, gate structures 45 are formed within the gate trenches 30 using methods well known in the art. Each gate structure 45 comprises a dielectric layer 44 and a gate electrode 43. The gate electrode 43 may comprise polysilicon and the dielectric layer 44 may comprise silicon dioxide.
Source regions, well regions, and other structures may also be formed in the semiconductor substrate 29 after or before forming the gate structures 45. With reference to FIG. 8(b), P- well regions 34 are formed in the semiconductor substrate 29 and then N+ source regions 36 are formed in the semiconductor substrate 29. Conventional ion implantation or conventional diffusion processes may be used to form these regions. In this example, these doped regions are formed after the formation of the gate structures 45.
Additional details regarding the formation of well regions, gate structures, source regions, and heavy bodies are present in U.S. Patent Application No. 08/970,221 entitled "Field Effect Transistor and Method of Its Manufacture", by Brian Sze-Ki Mo, Due Chau, Steven Sapp, Izak Bencuya, and Dean Edward Probst. This application is assigned to the same assignee as the assignee of the present application and the application is herein incorporated by reference in its entirety for all purposes. In preferred embodiments, after the source regions, well regions, and/or gate structures are formed, one or more stripe trenches 30 are formed in the semiconductor substrate 29. For example, after the P- well regions 34, the N+ source regions 36; and the gate structures 45 are formed, the stripe trench 30 shown in FIG. 8(c) may be formed, e.g., by an anisotropic etching process. The formed stripe trench 30 extends from the major surface 28 of the semiconductor substrate 29. It may extend any suitable distance past the gate structures 45 to the interface between the epitaxial portion 32 and the drain region 31. Preferably, the stripe trench 30 (and also the stripe material disposed therein) terminates at a depth which is between half the thickness of the N- epitaxial portion 32 and the full thickness of the epitaxial portion 32. For example, the stripe trench 30 may extend to the interface between the epitaxial portion 32 and the drain region 31.
After the stripe trench 30 is formed, as shown in FIG. 8(d), a stripe 35 is formed in the stripe trench 30. The stripe 35 comprises a material of the second conductivity type. In embodiments of the invention, the material of the second conductivity type is an epitaxial material such as epitaxial P type silicon (e.g., P, P+, P- silicon). The stripe trenches 30 may be filled using any suitable method including a selective epitaxial growth (SEG) process. For example, the trenches 30 may be filled with epitaxial silicon with doping occurring in-situ.
The material of the second conductivity type may completely fill the stripe trench 30 as shown in FIG. 8(d) or may line the stripe trench 35 as shown in FIG. 8(e). In FIG. 8(e), like numerals designate like elements as in FIG. 8(d). However, in this embodiment, the stripe 35 comprises a P- layer 35(a) and an inner dielectric material 35(b). The P- layer 35(a) may be deposited in the formed stripe trench first, and then the dielectric material 35(b) may be deposited to fill the enclosure formed by the P- layer 35(a). Alternatively, the inner dielectric material may be formed by oxidizing the P- layer 35(a). The dielectric material 35(b) may comprise a material such as silicon dioxide or air.
Other suitable methods which can be used to form doped epitaxial stripes of material in a trench are described in U.S. Patent Application No. 09/586,720 entitled "Method of Manufacturing A Trench MOSFET Using Selective Growth Epitaxy", by Gordon Madsen and Joelle Sharp. This application is assigned to the same assignee as the present invention and is incorporated by reference herein in its entirety for all purposes.
As noted, the stripe trench 30 and the stripes 35 of a second conductivity type are preferably formed after at least one of the source regions 36, the gate structures 45, and the well regions 34 are formed. By forming the stripes 35 after the formation of these device elements, the stripes 35 are not subjected to the high temperature processing used to form the gate structures 45 or the P- well regions 34. For example, the high temperature processing (e.g., ion implantation, high temperature drives) used to form the P- well regions can last as long as 1 to 3 hours at high temperatures (e.g., greater than 1 100 °C). The formation of the P- stripes 35 in the semiconductor substrate 29, on the other hand, does not detrimentally affect previously formed gate structures 45, P- well regions 34, or the N+ source regions 36. Forming these device elements before forming the P- stripes 35 reduces the likelihood that the ?- stripes 35 in the epilayer will diffuse and lose their shape due to extended high temperature processing. If this occurs, the width of the P- stripes 35 may not be uniform down the P- stripe 35 and may decrease the effectiveness of the formed device. For example, dopant from a laterally enlarged P- stripe 35 could diffuse into the channel region of the MOSFET device thereby influencing the threshold voltage characteristics of the MOSFET device. Moreover, wider P- stripes can result in a larger gate structure 45 pitch, thus increasing the size of a corresponding array of gate structures 45. After the P- stripes 35 are formed, additional layers of material may be deposited. Additional layers may include a metal contact layer 41 and a passivation layer (not shown). These additional layers may be formed by any suitable method known in the art.
Although a number of specific embodiments are shown and described, embodiments of the invention are not limited thereto. For example, embodiments of the invention have been described with reference to N type semiconductors, P- stripes, etc. It is understood that the invention is not limited thereto and that the doping polarities of the structures shown and described could be reversed. Also, although P- stripes are mentioned in detail, it is understood that the stripes used in embodiments of the invention may be P or N type. The stripes or other device elements may also have any suitable acceptor or donor concentration (e.g., +, ++, -, ~, etc.).
The terms and expressions which have been employed herein are used as terms of description and not of limitation, and there is no intention in the use of such terms and expressions of excluding equivalents of the features shown and described, or portions thereof, it being recognized that various modifications are possible within the scope of the invention claimed. Moreover, any one or more features of any embodiment of the invention may be combined with any one or more other features of any other embodiment of the invention, without departing from the scope of the invention.

Claims

WHAT IS CLAIMED IS:
1. A field effect transistor device comprising: a semiconductor substrate of a first conductivity type having a major surface and a drain region; a well region of a second conductivity type formed in the semiconductor substrate; a source region of the first conductivity type formed in the well region; a trench gate electrode formed adjacent to the source region; and a stripe trench extending from the major surface of the semiconductor " substrate into the semiconductor substrate to a predetermined depth, the stripe trench containing a semiconductor material of the second conductivity type to form a PN junction at an interface formed with the semiconductor substrate.
2. The field effect transistor device of claim 1 wherein the first conductivity type comprises N type and the second conductivity type comprises P type.
3. The field effect transistor device of claim 1 wherein the gate electrode comprises polysilicon.
4. The field effect transistor device of claim 1 wherein the stripe trench extends from the major surface to the drain region.
5. The field effect transistor device of claim 1 wherein the device is a power MOSFET which has a breakdown voltage between about 100 and about 400 volts.
6. The field effect transistor device of claim 1 wherein the stripe trench further contains a dielectric material lining the stripe trench and wherein the semiconductor material of the second conductivity type is disposed in the lining.
7. The field effect transistor device of claim 1 wherein the semiconductor substrate includes an epitaxial portion.
8. The field effect transistor device of claim 7 wherein the epitaxial portion has a thickness less than about 40 microns.
9. The field effect transistor device of claim 7 wherein the epitaxial portion includes a drift region.
10. The field effect transistor device of claim 7 wherein the epitaxial portion has a resistivity less than 14 ohm-cm.
11. The field effect transistor device of claim 1 wherein the drain region comprises an N+ semiconductor material.
12. A method of forming a field effect transistor device comprising: forming a well region of a second conductivity type in a semiconductor substrate of a first conductivity type, the semiconductor substrate having a major surface and a drain region; forming a source region of the first conductivity type in the well region; forming a trench gate electrode adjacent to the source region; forming a stripe trench extending from the major surface of the semiconductor substrate into the semiconductor substrate to a predetermined depth; and depositing a semiconductor material of the second conductivity type within the stripe trench.
13. The method of claim 12 wherein forming a stripe trench occurs after forming a source region.
14. The method of claim 12 wherein the first conductivity type comprises N type and the second conductivity type comprises P type.
15. The method of claim 12 wherein the semiconductor substrate has an orientation and wherein the stripe trench is perpendicular to the orientation of the semiconductor substrate.
16. The method of claim 12 wherein the gate electrode comprises polysilicon.
17. The method of claim 12 wherein the semiconductor material of the second type comprises epitaxial silicon.
18. The method of claim 12 wherein forming the stripe trench occurs after the gate structure, the well region and the source region are formed.
19. The method of claim 12 wherein the method further comprises depositing a dielectric material in the stripe trench.
20. A method of forming a field effect transistor device comprising: a) forming a well region of a second conductivity type in a semiconductor substrate of a first conductivity type having a major surface and a drain region; b) forming a source region of the first conductivity type formed in the well region; c) forming a gate electrode adjacent to the source region; d) forming a stripe trench extending from the major surface of the semiconductor substrate into the semiconductor substrate to a predetermined depth; and e) depositing a semiconductor material of the second conductivity type within the stripe trench, wherein at least one of steps a), b), and c) occurs after step e).
21. The method of claim 20 wherein steps d) and e) are performed after steps a), b), and c).
22. The method of claim 20 wherein the gate electrode is a trench gate electrode.
23. The method of claim 20 wherein first conductivity type comprises N type and the second conductivity type comprises P type.
24. The method of claim 20 wherein forming the stripe trench comprises anisotropic etching.
25. A field effect transistor device made according to the process of claim 20.
26. The field effect transistor device of claim 1 wherein the stripe trench extends through the well region.
PCT/US2002/010008 2002-03-29 2002-03-29 Field effect transistor having a lateral depletion structure WO2003085722A2 (en)

Priority Applications (4)

Application Number Priority Date Filing Date Title
CNB028290518A CN100472735C (en) 2002-03-29 2002-03-29 Field effect transistor having lateral depletion structure
PCT/US2002/010008 WO2003085722A2 (en) 2002-03-29 2002-03-29 Field effect transistor having a lateral depletion structure
JP2003582807A JP2005522052A (en) 2002-03-29 2002-03-29 Field effect transistor with lateral depletion structure
DE10297694T DE10297694T5 (en) 2002-03-29 2002-03-29 Field effect transistor with a lateral depletion structure

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/US2002/010008 WO2003085722A2 (en) 2002-03-29 2002-03-29 Field effect transistor having a lateral depletion structure

Publications (2)

Publication Number Publication Date
WO2003085722A2 true WO2003085722A2 (en) 2003-10-16
WO2003085722A3 WO2003085722A3 (en) 2003-11-27

Family

ID=28789609

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2002/010008 WO2003085722A2 (en) 2002-03-29 2002-03-29 Field effect transistor having a lateral depletion structure

Country Status (4)

Country Link
JP (1) JP2005522052A (en)
CN (1) CN100472735C (en)
DE (1) DE10297694T5 (en)
WO (1) WO2003085722A2 (en)

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2007012977A (en) * 2005-07-01 2007-01-18 Toshiba Corp Semiconductor device
JP2008538659A (en) * 2005-04-22 2008-10-30 アイスモス テクノロジー コーポレイション Superjunction element having a groove whose inner surface is covered with oxide and method for manufacturing a superjunction element having a groove whose inner surface is covered with oxide
US8673700B2 (en) 2011-04-27 2014-03-18 Fairchild Semiconductor Corporation Superjunction structures for power devices and methods of manufacture
US8772868B2 (en) 2011-04-27 2014-07-08 Fairchild Semiconductor Corporation Superjunction structures for power devices and methods of manufacture
US8786010B2 (en) 2011-04-27 2014-07-22 Fairchild Semiconductor Corporation Superjunction structures for power devices and methods of manufacture
US8836028B2 (en) 2011-04-27 2014-09-16 Fairchild Semiconductor Corporation Superjunction structures for power devices and methods of manufacture
US8928077B2 (en) 2007-09-21 2015-01-06 Fairchild Semiconductor Corporation Superjunction structures for power devices
US9431481B2 (en) 2008-09-19 2016-08-30 Fairchild Semiconductor Corporation Superjunction structures for power devices and methods of manufacture

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5135759B2 (en) * 2006-10-19 2013-02-06 富士電機株式会社 Manufacturing method of super junction semiconductor device
CN101656213B (en) * 2008-08-19 2012-09-26 尼克森微电子股份有限公司 Trench gate metal oxide semiconductor field effect transistor and manufacturing method thereof
CN103367438B (en) * 2012-04-01 2017-09-12 朱江 A kind of semiconductor device of metal semiconductor charge compensation and preparation method thereof
JP2012160753A (en) * 2012-04-13 2012-08-23 Denso Corp Semiconductor device manufacturing method
CN103390650B (en) * 2012-05-04 2017-08-08 朱江 One kind has passive metal Schottky semiconductor device and preparation method thereof

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5801417A (en) * 1988-05-17 1998-09-01 Advanced Power Technology, Inc. Self-aligned power MOSFET device with recessed gate and source
US6201279B1 (en) * 1998-10-22 2001-03-13 Infineon Technologies Ag Semiconductor component having a small forward voltage and high blocking ability
US6239463B1 (en) * 1997-08-28 2001-05-29 Siliconix Incorporated Low resistance power MOSFET or other device containing silicon-germanium layer
US6274905B1 (en) * 1999-06-30 2001-08-14 Fairchild Semiconductor Corporation Trench structure substantially filled with high-conductivity material
US6281547B1 (en) * 1997-05-08 2001-08-28 Megamos Corporation Power transistor cells provided with reliable trenched source contacts connected to narrower source manufactured without a source mask
US6316806B1 (en) * 1999-03-31 2001-11-13 Fairfield Semiconductor Corporation Trench transistor with a self-aligned source

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5801417A (en) * 1988-05-17 1998-09-01 Advanced Power Technology, Inc. Self-aligned power MOSFET device with recessed gate and source
US6281547B1 (en) * 1997-05-08 2001-08-28 Megamos Corporation Power transistor cells provided with reliable trenched source contacts connected to narrower source manufactured without a source mask
US6239463B1 (en) * 1997-08-28 2001-05-29 Siliconix Incorporated Low resistance power MOSFET or other device containing silicon-germanium layer
US6201279B1 (en) * 1998-10-22 2001-03-13 Infineon Technologies Ag Semiconductor component having a small forward voltage and high blocking ability
US6316806B1 (en) * 1999-03-31 2001-11-13 Fairfield Semiconductor Corporation Trench transistor with a self-aligned source
US6274905B1 (en) * 1999-06-30 2001-08-14 Fairchild Semiconductor Corporation Trench structure substantially filled with high-conductivity material

Cited By (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2008538659A (en) * 2005-04-22 2008-10-30 アイスモス テクノロジー コーポレイション Superjunction element having a groove whose inner surface is covered with oxide and method for manufacturing a superjunction element having a groove whose inner surface is covered with oxide
JP2007012977A (en) * 2005-07-01 2007-01-18 Toshiba Corp Semiconductor device
US7868418B2 (en) 2005-07-01 2011-01-11 Kabushiki Kaisha Toshiba Semiconductor device
US8928077B2 (en) 2007-09-21 2015-01-06 Fairchild Semiconductor Corporation Superjunction structures for power devices
US9595596B2 (en) 2007-09-21 2017-03-14 Fairchild Semiconductor Corporation Superjunction structures for power devices
US9431481B2 (en) 2008-09-19 2016-08-30 Fairchild Semiconductor Corporation Superjunction structures for power devices and methods of manufacture
US8673700B2 (en) 2011-04-27 2014-03-18 Fairchild Semiconductor Corporation Superjunction structures for power devices and methods of manufacture
US8772868B2 (en) 2011-04-27 2014-07-08 Fairchild Semiconductor Corporation Superjunction structures for power devices and methods of manufacture
US8786010B2 (en) 2011-04-27 2014-07-22 Fairchild Semiconductor Corporation Superjunction structures for power devices and methods of manufacture
US8836028B2 (en) 2011-04-27 2014-09-16 Fairchild Semiconductor Corporation Superjunction structures for power devices and methods of manufacture

Also Published As

Publication number Publication date
JP2005522052A (en) 2005-07-21
CN100472735C (en) 2009-03-25
WO2003085722A3 (en) 2003-11-27
DE10297694T5 (en) 2005-05-12
CN1628377A (en) 2005-06-15

Similar Documents

Publication Publication Date Title
US6713813B2 (en) Field effect transistor having a lateral depletion structure
US8829641B2 (en) Method of forming a dual-trench field effect transistor
US7948033B2 (en) Semiconductor device having trench edge termination structure
US7084455B2 (en) Power semiconductor device having a voltage sustaining region that includes terraced trench with continuous doped columns formed in an epitaxial layer
US6991977B2 (en) Method for forming a semiconductor structure with improved smaller forward voltage loss and higher blocking capability
US7126166B2 (en) High voltage lateral FET structure with improved on resistance performance
US8772869B2 (en) Power semiconductor device
US6462377B2 (en) Insulated gate field effect device
US5430315A (en) Bi-directional power trench MOS field effect transistor having low on-state resistance and low leakage current
US7045426B2 (en) Vertical type power MOSFET having trenched gate structure
US6656797B2 (en) High voltage power MOSFET having a voltage sustaining region that includes doped columns formed by trench etching and ion implantation
EP1868234A2 (en) High withstand voltage semiconductor device and manufacturing method thereof
EP0902980B1 (en) Long channel trench-gated power mosfet having fully depleted body region
WO2003085722A2 (en) Field effect transistor having a lateral depletion structure
US6589845B1 (en) Method of forming a semiconductor device and structure therefor
EP1703566A1 (en) MOS device having at least two channel regions
US6613622B1 (en) Method of forming a semiconductor device and structure therefor
WO2000075966A2 (en) Dual epitaxial layer for high voltage vertical conduction power mosfet devices

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): CN DE JP

WWE Wipo information: entry into national phase

Ref document number: 2003582807

Country of ref document: JP

WWE Wipo information: entry into national phase

Ref document number: 20028290518

Country of ref document: CN

RET De translation (de og part 6b)

Ref document number: 10297694

Country of ref document: DE

Date of ref document: 20050512

Kind code of ref document: P

WWE Wipo information: entry into national phase

Ref document number: 10297694

Country of ref document: DE

REG Reference to national code

Ref country code: DE

Ref legal event code: 8607