New! View global litigation for patent families

WO2003060721A8 - Verfahren und anordnung zum beschreiben von nv-memories in einer controller-architektur sowie ein entsprechendes computerprogrammprodukt und ein entsprechendes computerlesbares speichermedium - Google Patents

Verfahren und anordnung zum beschreiben von nv-memories in einer controller-architektur sowie ein entsprechendes computerprogrammprodukt und ein entsprechendes computerlesbares speichermedium

Info

Publication number
WO2003060721A8
WO2003060721A8 PCT/IB2002/005481 IB0205481W WO2003060721A8 WO 2003060721 A8 WO2003060721 A8 WO 2003060721A8 IB 0205481 W IB0205481 W IB 0205481W WO 2003060721 A8 WO2003060721 A8 WO 2003060721A8
Authority
WO
Grant status
Application
Patent type
Prior art keywords
nv
memory
page
computer
code
Prior art date
Application number
PCT/IB2002/005481
Other languages
English (en)
French (fr)
Other versions
WO2003060721A2 (de )
WO2003060721A3 (de )
Inventor
Wolfgang Buhr
Detlef Mueller
Original Assignee
Wolfgang Buhr
Koninkl Philips Electronics Nv
Detlef Mueller
Philips Corp Intellectual Pty
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06QDATA PROCESSING SYSTEMS OR METHODS, SPECIALLY ADAPTED FOR ADMINISTRATIVE, COMMERCIAL, FINANCIAL, MANAGERIAL, SUPERVISORY OR FORECASTING PURPOSES; SYSTEMS OR METHODS SPECIALLY ADAPTED FOR ADMINISTRATIVE, COMMERCIAL, FINANCIAL, MANAGERIAL, SUPERVISORY OR FORECASTING PURPOSES, NOT OTHERWISE PROVIDED FOR
    • G06Q20/00Payment architectures, schemes or protocols
    • G06Q20/30Payment architectures, schemes or protocols characterised by the use of specific devices
    • G06Q20/34Payment architectures, schemes or protocols characterised by the use of specific devices using cards, e.g. integrated circuit [IC] cards or magnetic cards
    • G06Q20/341Active cards, i.e. cards including their own processing means, e.g. including an IC or chip
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06QDATA PROCESSING SYSTEMS OR METHODS, SPECIALLY ADAPTED FOR ADMINISTRATIVE, COMMERCIAL, FINANCIAL, MANAGERIAL, SUPERVISORY OR FORECASTING PURPOSES; SYSTEMS OR METHODS SPECIALLY ADAPTED FOR ADMINISTRATIVE, COMMERCIAL, FINANCIAL, MANAGERIAL, SUPERVISORY OR FORECASTING PURPOSES, NOT OTHERWISE PROVIDED FOR
    • G06Q20/00Payment architectures, schemes or protocols
    • G06Q20/30Payment architectures, schemes or protocols characterised by the use of specific devices
    • G06Q20/34Payment architectures, schemes or protocols characterised by the use of specific devices using cards, e.g. integrated circuit [IC] cards or magnetic cards
    • G06Q20/355Personalisation of cards for use
    • G06Q20/3552Downloading or loading of personalisation data
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06QDATA PROCESSING SYSTEMS OR METHODS, SPECIALLY ADAPTED FOR ADMINISTRATIVE, COMMERCIAL, FINANCIAL, MANAGERIAL, SUPERVISORY OR FORECASTING PURPOSES; SYSTEMS OR METHODS SPECIALLY ADAPTED FOR ADMINISTRATIVE, COMMERCIAL, FINANCIAL, MANAGERIAL, SUPERVISORY OR FORECASTING PURPOSES, NOT OTHERWISE PROVIDED FOR
    • G06Q20/00Payment architectures, schemes or protocols
    • G06Q20/30Payment architectures, schemes or protocols characterised by the use of specific devices
    • G06Q20/34Payment architectures, schemes or protocols characterised by the use of specific devices using cards, e.g. integrated circuit [IC] cards or magnetic cards
    • G06Q20/357Cards having a plurality of specified features
    • G06Q20/3576Multiple memory zones on card
    • G06Q20/35765Access rights to memory zones
    • GPHYSICS
    • G07CHECKING-DEVICES
    • G07FCOIN-FREED OR LIKE APPARATUS
    • G07F7/00Mechanisms actuated by objects other than coins to free or to actuate vending, hiring, coin or paper currency dispensing or refunding apparatus
    • G07F7/08Mechanisms actuated by objects other than coins to free or to actuate vending, hiring, coin or paper currency dispensing or refunding apparatus by coded identity card or credit card or other personal identification means
    • G07F7/10Mechanisms actuated by objects other than coins to free or to actuate vending, hiring, coin or paper currency dispensing or refunding apparatus by coded identity card or credit card or other personal identification means together with a coded signal, e.g. in the form of personal identification information, like personal identification number [PIN] or biometric data
    • G07F7/1008Active credit-cards provided with means to personalise their use, e.g. with PIN-introduction/comparison system

Abstract

Die Erfindung beschreibt ein Verfahren und eine Anordnung zum Beschreiben von NV-Memories in einer Controller-Architektur sowie ein entsprechendes Computerprogrammprodukt und ein entsprechendes computerlesbares Speichermedium, die insbesondere genutzt werden können, um Schreib- bzw. Programmiervorgänge in NV-Code-Memories von Mikrocontrollern, wie beispielsweise Smartcard-Controllern, zu beschleunigen. Das Verfahren besteht in einer Erweiterung des Befehlssatzes des Controllers um sog. MOVCWR (move code write)-Instruktionen, die es ermöglichen, ein definiertes Datenwort (Byte) an eine definierte Zieladresse innerhalb eines NV-Code-Memories zu schreiben. Das Datenwort (Byte) wird hierbei an die korrekte Position des Cache-Pageregisters des jeweiligen NV-Memories geschrieben und die Pageadreß-Pointerregister des Memories mit der zugehörigen Pageadresse aktualisiert. Wenn eine MMU (Memory Management Unit) vorhanden ist, geschieht dieses MOVCWR-Schreiben in das Cache-Pageregister, wie das MOVC-Lesen bzw. der Code-Fetch, unter Kontrolle dieser MMU.
PCT/IB2002/005481 2001-12-29 2002-12-12 Verfahren und anordnung zum beschreiben von nv-memories in einer controller-architektur sowie ein entsprechendes computerprogrammprodukt und ein entsprechendes computerlesbares speichermedium WO2003060721A8 (de)

Priority Applications (2)

Application Number Priority Date Filing Date Title
DE2001164422 DE10164422A1 (de) 2001-12-29 2001-12-29 Verfahren und Anordnung zum Beschreiben von NV-Memories in einer Controller-Architektur sowie ein entsprechendes Computerprogrammprodukt und ein entsprechendes computerlesbares Speichermedium
DE10164422.1 2001-12-29

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
CN 02826463 CN1288566C (zh) 2001-12-29 2002-12-12 写入控制器结构中nv存储器的方法和系统
US10500064 US7409251B2 (en) 2001-12-29 2002-12-12 Method and system for writing NV memories in a controller architecture, corresponding computer program product and computer-readable storage medium
JP2003560749A JP2005515542A (ja) 2001-12-29 2002-12-12 対応するコンピュータプログラム及び対応するコンピュータにより読み出し可能な記憶媒体と共にコントローラアーキテクチャにおけるnvメモリに書き込むための装置及び方法
EP20020790592 EP1468362A2 (de) 2001-12-29 2002-12-12 Verfahren und anordnung zum beschreiben von nv-memories in einer controller-architektur sowie ein entsprechendes computerprogrammprodukt und ein entsprechendes computerlesbares speichermedium

Publications (3)

Publication Number Publication Date
WO2003060721A2 true WO2003060721A2 (de) 2003-07-24
WO2003060721A3 true WO2003060721A3 (de) 2004-05-13
WO2003060721A8 true true WO2003060721A8 (de) 2004-09-10

Family

ID=7711113

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/IB2002/005481 WO2003060721A8 (de) 2001-12-29 2002-12-12 Verfahren und anordnung zum beschreiben von nv-memories in einer controller-architektur sowie ein entsprechendes computerprogrammprodukt und ein entsprechendes computerlesbares speichermedium

Country Status (6)

Country Link
US (1) US7409251B2 (de)
EP (1) EP1468362A2 (de)
JP (1) JP2005515542A (de)
CN (1) CN1288566C (de)
DE (1) DE10164422A1 (de)
WO (1) WO2003060721A8 (de)

Families Citing this family (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8601283B2 (en) * 2004-12-21 2013-12-03 Sandisk Technologies Inc. Method for versatile content control with partitioning
US8504849B2 (en) 2004-12-21 2013-08-06 Sandisk Technologies Inc. Method for versatile content control
US20070168292A1 (en) * 2004-12-21 2007-07-19 Fabrice Jogand-Coulomb Memory system with versatile content control
US20060242067A1 (en) * 2004-12-21 2006-10-26 Fabrice Jogand-Coulomb System for creating control structure for versatile content control
US20060242066A1 (en) * 2004-12-21 2006-10-26 Fabrice Jogand-Coulomb Versatile content control with partitioning
US20060242151A1 (en) * 2004-12-21 2006-10-26 Fabrice Jogand-Coulomb Control structure for versatile content control
US8051052B2 (en) * 2004-12-21 2011-11-01 Sandisk Technologies Inc. Method for creating control structure for versatile content control
US7748031B2 (en) 2005-07-08 2010-06-29 Sandisk Corporation Mass storage device with automated credentials loading
US20070056042A1 (en) * 2005-09-08 2007-03-08 Bahman Qawami Mobile memory system for secure storage and delivery of media content
US20080022395A1 (en) * 2006-07-07 2008-01-24 Michael Holtzman System for Controlling Information Supplied From Memory Device
US8245031B2 (en) 2006-07-07 2012-08-14 Sandisk Technologies Inc. Content control method using certificate revocation lists
US20080010458A1 (en) * 2006-07-07 2008-01-10 Michael Holtzman Control System Using Identity Objects
US8140843B2 (en) * 2006-07-07 2012-03-20 Sandisk Technologies Inc. Content control method using certificate chains
US8639939B2 (en) * 2006-07-07 2014-01-28 Sandisk Technologies Inc. Control method using identity objects
US8613103B2 (en) 2006-07-07 2013-12-17 Sandisk Technologies Inc. Content control method using versatile control structure
US8266711B2 (en) * 2006-07-07 2012-09-11 Sandisk Technologies Inc. Method for controlling information supplied from memory device
US9104618B2 (en) 2008-12-18 2015-08-11 Sandisk Technologies Inc. Managing access to an address range in a storage device
US20170206955A1 (en) * 2014-07-28 2017-07-20 Hewlett Packard Enterprise Development Lp Memristor cell read margin enhancement

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4874935A (en) * 1986-03-10 1989-10-17 Data Card Coprporation Smart card apparatus and method of programming same
JPH0476749A (en) * 1990-07-19 1992-03-11 Toshiba Corp Security circuit
US5586291A (en) * 1994-12-23 1996-12-17 Emc Corporation Disk controller with volatile and non-volatile cache memories
US6292874B1 (en) * 1999-10-19 2001-09-18 Advanced Technology Materials, Inc. Memory management method and apparatus for partitioning homogeneous memory and restricting access of installed applications to predetermined memory ranges

Also Published As

Publication number Publication date Type
DE10164422A1 (de) 2003-07-17 application
WO2003060721A2 (de) 2003-07-24 application
CN1610885A (zh) 2005-04-27 application
WO2003060721A3 (de) 2004-05-13 application
JP2005515542A (ja) 2005-05-26 application
CN1288566C (zh) 2006-12-06 grant
US20050209716A1 (en) 2005-09-22 application
US7409251B2 (en) 2008-08-05 grant
EP1468362A2 (de) 2004-10-20 application

Similar Documents

Publication Publication Date Title
US5247639A (en) Microprocessor having cache bypass signal terminal
US7350044B2 (en) Data move method and apparatus
US3949379A (en) Pipeline data processing apparatus with high speed slave store
US4561051A (en) Memory access method and apparatus in multiple processor systems
US4847758A (en) Main memory access in a microprocessor system with a cache memory
US7934052B2 (en) System and method for performing host initiated mass storage commands using a hierarchy of data structures
US20100180105A1 (en) Modifying commands
US5479641A (en) Method and apparatus for overlapped timing of cache operations including reading and writing with parity checking
US5802598A (en) Data memory access control and method using fixed size memory sections that are sub-divided into a fixed number of variable size sub-sections
US7055000B1 (en) Disk drive employing enhanced instruction cache management to facilitate non-sequential immediate operands
US7752381B2 (en) Version based non-volatile memory translation layer
US5961631A (en) Data processing apparatus and method for pre-fetching an instruction in to an instruction cache
US20060271748A1 (en) Partial page scheme for memory technologies
US6266759B1 (en) Register scoreboarding to support overlapped execution of vector memory reference instructions in a vector processor
US20090313416A1 (en) Computer main memory incorporating volatile and non-volatile memory
US8316176B1 (en) Non-volatile semiconductor memory segregating sequential data during garbage collection to reduce write amplification
US4942519A (en) Coprocessor having a slave processor capable of checking address mapping
US6809964B2 (en) Nonvolatile semiconductor memory device capable of transferring data internally without using an external bus
US20100205367A1 (en) Method And System For Maintaining Cache Data Integrity With Flush-Cache Commands
US20090157950A1 (en) NAND flash module replacement for DRAM module
US5016169A (en) Data processor capable of correctly re-executing instructions
US5787493A (en) Control method and apparatus for direct execution of a program on an external apparatus using a randomly accessible and rewritable memory
US6366977B1 (en) Semiconductor storage device employing cluster unit data transfer scheme and data management method thereof
US5293618A (en) Method for controlling access to a shared file and apparatus therefor
US20080010420A1 (en) Method for Accessing Control Registers via a Memory Device

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ OM PH PL PT RO RU SC SD SE SG SK SL TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR IE IT LU MC NL PT SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
WWE Wipo information: entry into national phase

Ref document number: 2003560749

Country of ref document: JP

WWE Wipo information: entry into national phase

Ref document number: 2002790592

Country of ref document: EP

WWE Wipo information: entry into national phase

Ref document number: 20028264630

Country of ref document: CN

CFP Corrected version of a pamphlet front page
CR1 Correction of entry in section i

Free format text: IN PCT GAZETTE 30/2003 UNDER (30) REPLACE "IB" BY "DE"

WWP Wipo information: published in national office

Ref document number: 2002790592

Country of ref document: EP

REG Reference to national code

Ref country code: DE

Ref legal event code: 8642

WWE Wipo information: entry into national phase

Ref document number: 10500064

Country of ref document: US