WO2003038686A2 - Posynomial modeling, sizing, optimization and control of physical and non-physical systems - Google Patents
Posynomial modeling, sizing, optimization and control of physical and non-physical systems Download PDFInfo
- Publication number
- WO2003038686A2 WO2003038686A2 PCT/BE2002/000164 BE0200164W WO03038686A2 WO 2003038686 A2 WO2003038686 A2 WO 2003038686A2 BE 0200164 W BE0200164 W BE 0200164W WO 03038686 A2 WO03038686 A2 WO 03038686A2
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- posynomial
- model
- numerical data
- fitting
- computer
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
- G05B17/00—Systems involving the use of models or simulators of said systems
- G05B17/02—Systems involving the use of models or simulators of said systems electric
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/36—Circuit design at the analogue level
- G06F30/367—Design verification, e.g. using simulation, simulation program with integrated circuit emphasis [SPICE], direct methods or relaxation methods
Definitions
- the invention relates to the field of system modeling.
- the present invention relates to generating posynomial models and apparatus therefor of any physical (e.g., electrical, chemical, mechanical, biological) or non physical (e.g., economical) system with which performance data is available e.g. via simulation and/or measurement and/or observation.
- the present invention may find application in electronic circuit design, more specifically, to the generation of analytical models for the performance characteristics of systems such as electronic circuits.
- the models can be used in the design, manufacture or operation of such systems, e.g. automatic sizing and optimization of these systems during the design and/or operation phase.
- CMOS processes The results will differ from well established and accepted models like BSIM-3v3, used and trusted by designers today.
- EP 223 526 describes a method of optimizing electronic circuits, however the method uses aanalytic functions or lump circuit analysis to generate the models.
- US 6,269,277 describes use of geometric programming and posynomial models.
- the posynomials are generated by known symbolic analyzers such as ISAAC or SYNAP.
- ISAAC ISAAC
- SYNAP SYNAP
- these known methods rely on analytic functions to define the system which are then re-cast as posynomials.
- some manual work is required.
- the non-pre-published US 6,425,111 does describe a method of obtaining posynomial-like functions by fitting monomials to performance curves, however the method is not general for posynomials as it is restricted to monomials.
- the use of straight line fitting in data segments introduces errors when the straight lines begin to diverge considerably from the measured or simulated performance values, e.g. at the junctions between two straight line approximations.
- One aspect of the present invention is a computer executable algorithm and a computer system that automatically recasts a particular set of signomial models into posynomial models.
- a method and apparatus to directly generate posynomial models avoiding the recasting of signomial or more general models into approximate posynomial models is provided.
- the present invention provides a method to generate posynomial models for performance characteristics of a system based on numerical data of these performance characteristics by fitting a signomial model to the numerical data followed by an automatic recasting into a posynomial model.
- the signomial model can be an n' ' order polynomial.
- the recasting of signomial models to posynomial models is preferably performed in an automatic way.
- the automatic recasting can be controlled by a computer executable algorithm.
- the present invention also includes a model obtained by any of the above methods.
- the present invention includes a method to size or optimize electronic circuits based on models obtained by any of the above methods.
- the posynomial models may be updated adaptively during the sizing or optimization iteration.
- Figure 3 Simulation-based performance calculation for use as an input to the methods and systems of the present invention
- Figure 4 schematic flow digram of the indirect fitting method in accordance with an embodiment of the present invention
- Figure 5 posynomial approximation of (a) negative linear terms, (b) negative quadratic terms and (c) negative interaction terms. The original terms are plotted in solid lines, the approximate posynomials in dotted lines.
- Figure 8 graphical representation of the input-output relationship (h(x ⁇ .x 2 )), and the posynomial (f(x ⁇ .X 2 )) for the illustrative example of the direct fitting method in accordance with an embodiment of the present invention.
- Figure 9 schematic of a high-speed CMOS OTA
- the present invention uses such numerical data as an input to which a posynomial model is fitted.
- the posynomial can comprise the summation of at least two monomials.
- the posynomial models generated by the present invention may be used with any suitable solver to solve the posynomials for a specific application, e.g. the use of geometric programming is included within the scope of the present invention as a solver.
- Theoretical basis of the present invention 1.1 Performance modeling
- mapping onto the positive orthant (the set of all positive real numbers) can be used.
- Pi,caled ⁇ Pi, spec ) (9) with W the user-specified performance.
- the plus sign (+) in the formula is used when the parameter/?, needs to be minimized or appears in a ⁇ -constraint (p, ⁇ p, S p ⁇ c )-
- the minus sign (-) in the formula is used when the parameter needs to be maximized or appears in a >- constraint ⁇ , >p lspec ).
- Logarithmic scaling: P,,scclecl ' ⁇ — l ⁇ g 10 (10) with WZV ⁇ arbitrary weight factor and /?, ;i/?ec the user-specified performance.
- the plus sign (+) in the formula is used when the parameter/?, needs to be minimized or appears in a ⁇ -constraint (p, ⁇ p spec ).
- the minus sign (-) in the formula is used when the parameter needs to be maximized or appears in a >-constraint (p, >
- the system for which models are generated can be any physical (e.g. electrical, chemical, mechanical, biological) or non- physical (e.g. economic, financial or banking) system.
- the only requirement for the system is that its behavior can be measured, observed or simulated, e.g. in the latter case that it can described using a set of analytical equations such as differential equations. In the latter case, it's behavior can be calculated (or simulated) by solving the set of differential equations numerically.
- the overall concept in which the two disclosed methods fit, is indicated in Figure 2.
- the approach consists of the steps: provision of performance data in step 1 and model fitting in step 2 to this performance data.
- a third step of model quality assessment may be provided.
- the performance data may be measured, e.g. design variables of the system are varied and the response is measured. This may be done as a parametric study in which the design variables are varied systematically and the response of the system recorded.
- a simulation method will be described with reference to electronic circuits, i.e. the performance data is simulated based on a component description of the system.
- Inputs and outputs of the methods e first input is a system description under the form of a components list for the system, e.g. a netlist 4.
- This netlist 4 is parameterized in terms of the design variables, that is the design variables such as transistor areas are linked to each component. These are the variables that can be modified to achieve a particular wanted circuit behavior. These variables can be any variable that influences the circuit's behavior. Examples are operating point node voltages, operating point drain currents, bias voltages, bias currents, device parameters like geometries (e.g., the width and length of a MOS transistor, base- emitter area of a bipolar junction transistor, the element value of a passive) or mismatch parameters, technological parameters (e.g.
- the netlist 4 can be any circuit-level netlist, e.g. a parameterized SPICE netlist or the netlist used in the application example described below with respect to Figure 10.
- the second input is a chosen hypervolume 3 (e.g. a hypercubical subspace) of the multidimensional vector input space composed by the design variables.
- This hypervolume 3 will define the area of interest of the model. Extrapolation beyond this hypervolume 3 may result in greater inaccuracy. Selecting a large volume may reduce the accuracy of the model in detail. For example, for every design variable, a lower bound and an upper bound is specified. An example of a description of this hypercubical subspace can be found in the application example described with reference to Figure 10.
- the output is a set f canonical posynomial models. These are posynomial functions in canonical form formulated in terms of the design variables. The function values of these functions are an approximation of the performance values realized by the behavior of the original circuit. This output then can be used as a design assistance aid for circuit designers (who can interpret the models and use the information of the models to design the circuit). The output also can be used in a numerical optimization loop to determine a set of design variable values that impose the wanted circuit behavior. As the models are in canonical form, they can be used without modification in any geometric programming software program (see, e.g. [4]).
- the models may be used for a variety of applications: a) To modify an operating parameter of a physical system, for instance in a method step, e.g. raise or lower a temperature in response to a change in another variable to maintain the performance of the system within specification, Thus the present invention also includes controlling a system based on use of the models generated. b) To modify the dimensions or characteristics of a component of the system, e.g. the size of a transistor, and to implement the system with this changed component, e.g. produce the relevant electronic circuit with the optimized component characteristics, c) To add or remove components of the system, d) To perform trade-offs - e.g. between transistor size and cost, e) To perform sensitivity analysis, e.g.
- All input and/or output data as well as all intermediate calculations and a representation of the posynomial model generated in accordance with the present invention can be present in a computer's memory (for example but not limited to: RAM, ROM, PROM, EPROM, EEPROM), on any storage medium whether it is magnetic (for example but not limited to: hard disk, floppy disk, tape) or optical (for example but not limited to: CDROM, CDR, CDRW, DVD, DVD-R, DVD-RAM/RW) or magneto-optical (for example but not limited to: MO-disk), on paper (for example but not limited to: written, printed).
- a computer's memory for example but not limited to: RAM, ROM, PROM, EPROM, EEPROM
- any storage medium whether it is magnetic (for example but not limited to: hard disk, floppy disk, tape) or optical (for example but not limited to: CDROM, CDR, CDRW, DVD, DVD-R, DVD-RAM/RW) or magneto-optical
- the performance calculation step can be observed in more detail in Figure 3.
- the normalized sampling point is denormalized using the inverses of the mapping formulae (like equations (7) or (8)) in step 5.
- a fully specified SPICE netlist 9 is composed in the composer 8.
- Feeding this netlist 9 (the first input) to a numerical simulator 10 e.g., SPICE and its commercially available derivatives
- a numerical simulation is performed leading to an output file 1 1 containing numerical simulation results.
- These results can be embedded in a plain text file or in a binary file, for example. Out of this results file the performance values P to be modeled are then extracted in step 12. The results are scaled as necessary in step 13.
- This performance calculation step is carried out for every experiment. All these experiments can be run on a computer in series or in parallel on a network of computers attached in a network (for example, but not limited to LAN, WAN) or using parallel processors.
- the Posynomial Model Fitting Engine 2 then fits a. posynomial template to this numerical performance data set.
- Two embodiments of the present invention solve this posynomial model fitting problem.
- Numerical data preparation techniques like factor screening and principal component analysis, can be used in conjunction to the proposed modeling approach, prior to the model fitting process to reduce unwanted or unnecessary dimensionality.
- a quality-of-fit parameter q can be used. This fit quality is useful to decide whether the models are adequate or need adjustment.
- the starting point for this parameter is a measure of the deviation, e.g. the root mean square of the deviation in the a sampling points. This parameter is then normalized by division with the performance range of the sampling points:
- c is a constant to avoid error overestimation when the performance range approaches zero.
- the indirect-fitting embodiment of the present invention is based on the fact that the signomial fitting problem reduces to solving an overdetermined set of linear equations in the least-squares sense when using a Euclidian norm in eq. (12), see [5].
- the outline of the indirect fitting method is depicted in Figure 4.
- the dataset ⁇ (Xi, p, i), X2, p i), ..., (X a , Pi.a) ⁇ is first transformed in step 15 into a dataset that is located symmetrically around the origin of the X plane.
- the transformation of variables is optional and can be left out, it makes the parametric regression of the polynomial more stable from a numerical point of view.
- n th order polynomial e.g. a second- order polynomial is fitted in step 16 or 17 (depending on whether transformation 15 has been performed or not) such as to minimize the error in the sampling points.
- the skilled person is aware of many methods of optimizing a fit of which the least squares error method is only one. This can be done using standard linear algebra, e.g., using LU decomposition or even better QR-factorization - see[5].
- an inverse transform in step 18 is performed.
- the resulting n' order e.g. the second-order polynomial, is approximated by a posynomial expression in step 19, to generate the resulting model.
- the nature of the posynomial approximation step is to minimize the (nominal and first derivative) error in the centre of the fitting hypercube. This way it is possible to generate posynomial models of the form
- the first step is to make this data set symmetrical with respect to the origin by applying the transformation of variables:
- the goal is to fit a posynomial template such as:
- releasecounter 3 As sigcounter ⁇ O
- releasecounter 3 As sigcounter ⁇ O
- releasecounter /
- Negative components are set to zero: c
- releasecounter 0 As sigcounter ⁇ O, loop 3.1 is entered again
- the goal function needs to be a linear combination of more than one performance parameter. Fitting the linear combination of the performance values instead of fitting each parameter individually can easily solve this. In addition, if the weights of the linear combination are positive, the individual models still can be linearly combined without destroying the posynomiality of the resulting goal function.
- CMOS OTA high-speed CMOS OTA
- CMOS technology from Alcatel Microelectronics, now part of AMI Semiconductor
- the supply voltage is 5V.
- the nominal threshold voltages of this technology are 0.76V for NMOS-devices and -0.75 V for PMOS-devices.
- the circuit has to drive a load capacitance of 1 OpF.
- the netlist of the OTA can be found in Figure 10.
- the goal is to derive expressions for system parameters e.g. the low frequency gain (A V ⁇ F ), the unity frequency (f,), the phase margin (PM), the input-referred offset (v o ff se d and the positive and negative slew rate (SR P , SR vom) such that the models can be used in an automatic sizing approach based on geometric programming.
- system parameters e.g. the low frequency gain (A V ⁇ F ), the unity frequency (f,), the phase margin (PM), the input-referred offset (v o ff se d and the positive and negative slew rate (SR P , SR bland)
- the simulations needed to obtain the full set of 243 sampling points took approximately 3 minutes.
- the simulator used was Berkeley SPICE 3f4 [10]. Any other commercially available SPICE-like simulator can be used for these simulations.
- the whole set of performance characteristics (-A V , L F , -fu, -PM, v off se ,, -SR p , SR n ) can be fitted.
- FIG. 15 is a schematic representation of a computing system which can be utilized with the methods and in a system according to the present invention.
- a computer 60 is depicted which may include a video display terminal 44, a data input means such as a keyboard 46, and a graphic user interface indicating means such as a mouse 48.
- Computer 60 may be implemented as a general purpose computer, e.g. a UNIX workstation.
- Computer 60 includes a Central Processing Unit (“CPU”) 45, such as a conventional microprocessor of which a Pentium IV processor supplied by Intel Corp. USA is only an example, and a number of other units interconnected via system bus 22.
- the computer 60 includes at least one memory.
- Memory may include any of a variety of data storage devices known to the skilled person such as random-access memory (“RAM”), read-only memory (“ROM”), non-volatile read/write memory such as a hard disc as known to the skilled person.
- RAM random-access memory
- ROM read-only memory
- non-volatile read/write memory such as a hard disc as known to the skilled person.
- computer 60 may further include random-access memory ("RAM") 24, read-only memory (“ROM”) 26, as well as an optional display adapter 27 for connecting system bus 22 to an optional video display terminal 44, and an optional input/output (I/O) adapter 29 for connecting peripheral devices (e.g., disk and tape drives 23) to system bus 22.
- Video display terminal 44 can be the visual output of computer 60, which can be any suitable display device such as a CRT-based video display well-known in the art of computer hardware. However, with a portable or notebook-based computer, video display terminal 44 can be replaced with a LCD-based or a gas plasma-based flat-panel display.
- Computer 60 further includes user interface adapter 49 for connecting a keyboard 46, mouse 48, optional speaker 36, as well as allowing optional physical value inputs from physical value capture devices such as sensors 40 of an external system 20.
- the sensors 40 may be any suitable sensors for capturing physical parameters of system 20. These sensors may include any sensor for capturing relevant physical values required for characterizing the operation or design of system 20, e.g. temperature, pressure, fluid velocity, electric field, magnetic field, electric current, voltage.
- system 20 may be a computer based electronic circuit design environment in which an electronic circuit is designed using CAD-CAM techniques.
- system 20 may be a processing plant of a chemical company.
- Additional or alternative sensors 41 for capturing physical parameters of an additional or alternative physical system 21 may also connected to bus 22 via a communication adapter 39 connecting computer 60 to a data network such as the Internet, an Intranet a Local or Wide Area network (LAN or WAN) or a CAN.
- a data network such as the Internet, an Intranet a Local or Wide Area network (LAN or WAN) or a CAN.
- LAN or WAN Local or Wide Area network
- CAN a data network
- This allows transmission of physical values or a representation of the physical system to be simulated over a telecommunications network, e.g. entering a description of a physical system at a near location and transmitting it to a remote location, e.g. via the Internet, where a processor carries out a method in accordance with the present invention and returns a parameter relating to the physical system to a near location.
- the terms "physical value capture device” or “sensor” includes devices which provide values of parameters of a physical system to be modeled. Similarly, physical value capture devices or sensors may include devices for transmitting details of evolving physical systems. The present invention also includes within its scope that the relevant physical values are input directly into the computer using the keyboard 46 or from storage devices such as 23.
- a parameter control unit 37 of system 20 and/or 21 may also be connected via a communications adapter 38.
- Parameter control unit 37 may receive an output value from computer 60 running a computer program for modeling a system using posynomial functions in accordance with the present invention or a value representing or derived from such an output value and may be adapted to alter a parameter of physical system 20 and/or system 21 in response to receipt of the output value from computer 60.
- the dimension of one element of a semiconductor device may be altered based on the output, a material may be changed, e.g. from aluminium to copper, or a material may be modified, e.g. a different doping level in a semiconductor layer, based on the output.
- Computer 60 also includes a graphical user interface that resides within machine- readable media to direct the operation of computer 60. Any suitable machine-readable media may retain the graphical user interface, such as a random access memory (RAM) 24, a read-only memory (ROM) 26, a magnetic diskette, magnetic tape, or optical disk (the last three being located in disk and tape drives 23). Any suitable operating system and associated graphical user interface (e.g., Microsoft Windows) may direct CPU 45.
- computer 60 includes a control program 51 which resides within computer memory storage 52. Control program 51 contains instructions that when executed on CPU 15 carry out basic operations of the operating system of the computer 60.
- Fig. 15 may vary for specific applications.
- peripheral devices such as optical disk media, audio adapters, or chip programming devices, such as PAL or EPROM programming devices well-known in the art of computer hardware, and the like may be utilized in addition to or in place of the hardware already described.
- the computer program product in accordance with the present invention can reside in computer storage 52.
- computer readable signal bearing media include: recordable type media such as floppy disks and CD ROMs and transmission type media such as digital and analogue communication links.
- the computer program product in accordance with the present invention contains code segments for carrying out any of the methods of the present invention as described above.
- the methods described above may be programmed in a suitable language such as C and compiled for the relevant processor of the computer 60.
- Fig. 15 and the description above discloses a computer based system having memeory andf a processor for generating posynomial models by fitting to numerical data linking the performance of the system to its parameters.
- the above description discloses the following embodiments: 1)
- One or both systems 20, 21 are computer systems, e.g. several computers which can be used in parallel to carry out simulation experiments to generate the input numerical data for the posynomial fitting methods of the present invention run on compauter 60.
- At least one of the systems 20, 21 is a system which is adapted or controlled using an output derived from a posynomial model generated in accordance with the present invention and running on computer 60.
- the derivation of the output may use geometric programming.
- System 20 and/or system 21 may be a physical or a non-physical system.
- At least one of the systems 20, 21 is a physical entity such as a manufacturing process for a semiconductor product or an electronic circuit or a banking or financial system, and at least one component of system 20 and/or 21 is modified, adapted, optimized, added or removed in response to an output derived from a posynomial model generated in accordance with the present invention and running on computer 60.
- the derivation of the output may use geometric programming.
- Computer 60 and/or system 20 and/or system 21 is a design environment for a physical entity and the deign is modified in response to an output derived from a posynomial model generated in accordance with the present invention.
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Automation & Control Theory (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Evolutionary Computation (AREA)
- Geometry (AREA)
- General Engineering & Computer Science (AREA)
- Management, Administration, Business Operations System, And Electronic Commerce (AREA)
Abstract
Description
Claims
Priority Applications (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CA002464935A CA2464935A1 (en) | 2001-10-31 | 2002-10-31 | Posynomial modeling, sizing, optimization and control of physical and non-physical systems |
EP02774180A EP1440396A2 (en) | 2001-10-31 | 2002-10-31 | Posynomial modeling, sizing, optimization and control of physical and non-physical systems |
JP2003540877A JP2005507128A (en) | 2001-10-31 | 2002-10-31 | Positive modeling, sizing, optimization and control of physical and non-physical systems |
IL16167502A IL161675A0 (en) | 2001-10-31 | 2002-10-31 | Posynomial modeling, sizing, optimization and control of physical and non-physical systems |
US10/494,151 US7162402B2 (en) | 2001-10-31 | 2002-10-31 | Posynomial modeling, sizing, optimization and control of physical and non-physical systems |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GBGB0126104.9A GB0126104D0 (en) | 2001-10-31 | 2001-10-31 | Electronic circuit modeling sizing and optimisation |
GB0126104.9 | 2001-10-31 |
Publications (2)
Publication Number | Publication Date |
---|---|
WO2003038686A2 true WO2003038686A2 (en) | 2003-05-08 |
WO2003038686A3 WO2003038686A3 (en) | 2004-03-18 |
Family
ID=9924853
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/BE2002/000164 WO2003038686A2 (en) | 2001-10-31 | 2002-10-31 | Posynomial modeling, sizing, optimization and control of physical and non-physical systems |
Country Status (7)
Country | Link |
---|---|
US (1) | US7162402B2 (en) |
EP (1) | EP1440396A2 (en) |
JP (1) | JP2005507128A (en) |
CA (1) | CA2464935A1 (en) |
GB (1) | GB0126104D0 (en) |
IL (1) | IL161675A0 (en) |
WO (1) | WO2003038686A2 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2013034171A1 (en) * | 2011-09-10 | 2013-03-14 | Abb Technology Ag | Arrangement and method for system identification of an industrial plant or process |
Families Citing this family (34)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20030191611A1 (en) * | 2002-04-05 | 2003-10-09 | Hershenson Maria Del Mar | Behavioral circuit modeling for geometric programming |
US20040054515A1 (en) * | 2002-09-18 | 2004-03-18 | Todi Rajat Kumar | Methods and systems for modeling the performance of a processor |
US7203920B2 (en) * | 2004-01-28 | 2007-04-10 | Gradient Design Automation Inc. | Method and apparatus for retrofitting semiconductor chip performance analysis tools with full-chip thermal analysis capabilities |
US7194711B2 (en) * | 2004-01-28 | 2007-03-20 | Gradient Design Automation Inc. | Method and apparatus for full-chip thermal analysis of semiconductor chip designs |
US20090048801A1 (en) * | 2004-01-28 | 2009-02-19 | Rajit Chandra | Method and apparatus for generating thermal test vectors |
US7383520B2 (en) * | 2004-08-05 | 2008-06-03 | Gradient Design Automation Inc. | Method and apparatus for optimizing thermal management system performance using full-chip thermal analysis of semiconductor chip designs |
US7458052B1 (en) | 2004-08-30 | 2008-11-25 | Gradient Design Automation, Inc. | Method and apparatus for normalizing thermal gradients over semiconductor chip designs |
US7401304B2 (en) * | 2004-01-28 | 2008-07-15 | Gradient Design Automation Inc. | Method and apparatus for thermal modeling and analysis of semiconductor chip designs |
US7353471B1 (en) * | 2004-08-05 | 2008-04-01 | Gradient Design Automation Inc. | Method and apparatus for using full-chip thermal analysis of semiconductor chip designs to compute thermal conductance |
US20090077508A1 (en) * | 2004-01-28 | 2009-03-19 | Rubin Daniel I | Accelerated life testing of semiconductor chips |
US20090224356A1 (en) * | 2004-01-28 | 2009-09-10 | Rajit Chandra | Method and apparatus for thermally aware design improvement |
US7472363B1 (en) * | 2004-01-28 | 2008-12-30 | Gradient Design Automation Inc. | Semiconductor chip design having thermal awareness across multiple sub-system domains |
US8286111B2 (en) * | 2004-03-11 | 2012-10-09 | Gradient Design Automation Inc. | Thermal simulation using adaptive 3D and hierarchical grid mechanisms |
US8019580B1 (en) | 2007-04-12 | 2011-09-13 | Gradient Design Automation Inc. | Transient thermal analysis |
US7350164B2 (en) * | 2004-06-04 | 2008-03-25 | Carnegie Mellon University | Optimization and design method for configurable analog circuits and devices |
US8818784B1 (en) * | 2004-06-23 | 2014-08-26 | Cypress Semiconductor Corporation | Hardware description language (HDL) incorporating statistically derived data and related methods |
US7458041B2 (en) * | 2004-09-30 | 2008-11-25 | Magma Design Automation, Inc. | Circuit optimization with posynomial function F having an exponent of a first design parameter |
US7669150B2 (en) * | 2004-10-29 | 2010-02-23 | Xigmix, Inc. | Statistical optimization and design method for analog and digital circuits |
EP1960921A1 (en) * | 2005-12-17 | 2008-08-27 | Gradient Design Automation, Inc. | Simulation of ic temperature distributions using an adaptive 3d grid |
US8197700B2 (en) * | 2005-12-30 | 2012-06-12 | Saudi Arabian Oil Company | Computational method for sizing three-phase separators |
US7844926B1 (en) * | 2006-01-31 | 2010-11-30 | Oracle America, Inc. | Specification window violation identification with application in semiconductor device design |
US8332188B2 (en) * | 2006-03-03 | 2012-12-11 | Solido Design Automation Inc. | Modeling of systems using canonical form functions and symbolic regression |
US7353473B2 (en) * | 2006-05-04 | 2008-04-01 | International Business Machines Corporation | Modeling small mosfets using ensemble devices |
US7844927B2 (en) * | 2007-01-19 | 2010-11-30 | Globalfoundries Inc. | Method for quality assured semiconductor device modeling |
US20080312885A1 (en) * | 2007-06-12 | 2008-12-18 | Justsystems Evans Research, Inc. | Hybrid method for simulation optimization |
US8001515B2 (en) * | 2007-12-21 | 2011-08-16 | National Semiconductor Corporation | Simultaneous optimization of analog design parameters using a cost function of responses |
US8443329B2 (en) * | 2008-05-16 | 2013-05-14 | Solido Design Automation Inc. | Trustworthy structural synthesis and expert knowledge extraction with application to analog circuit design |
EP2194756B1 (en) * | 2008-12-02 | 2016-07-27 | Whirlpool Corporation | A method for controlling the induction heating system of a cooking appliance |
KR101794069B1 (en) * | 2010-05-26 | 2017-12-04 | 삼성전자주식회사 | equipment for manufacturing semiconductor device and seasoning process optimization method of the same |
US9323870B2 (en) | 2012-05-01 | 2016-04-26 | Advanced Micro Devices, Inc. | Method and apparatus for improved integrated circuit temperature evaluation and IC design |
CN102968064B (en) * | 2012-12-10 | 2015-10-28 | 上海市电力公司 | A kind of dynamic auto update method of generator excited system model |
US10169507B2 (en) * | 2016-11-29 | 2019-01-01 | Taiwan Semiconductor Manufacturing Co., Ltd. | Variation-aware circuit simulation |
CN109670138B (en) * | 2019-01-28 | 2023-02-03 | 三峡大学 | Fractional Zener model-based vegetable oil paper insulation state evaluation method |
CN116151172B (en) * | 2023-04-18 | 2023-07-04 | 中国电子科技集团公司信息科学研究院 | MEMS device model construction method, device and design method |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6269277B1 (en) * | 1998-07-27 | 2001-07-31 | The Leland Stanford Junior University Board Of Trustees | System and method for designing integrated circuits |
US6295635B1 (en) * | 1998-11-17 | 2001-09-25 | Agilent Technologies, Inc. | Adaptive Multidimensional model for general electrical interconnection structures by optimizing orthogonal expansion parameters |
US6311145B1 (en) * | 1999-06-17 | 2001-10-30 | The Board Of Trustees Of The Leland Stanford Junior University | Optimal design of an inductor and inductor circuit |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5392221A (en) * | 1991-06-12 | 1995-02-21 | International Business Machines Corporation | Procedure to minimize total power of a logic network subject to timing constraints |
CN1160776C (en) * | 1999-03-01 | 2004-08-04 | 松下电器产业株式会社 | Transistor optimizing method, integrated circuit distribution design method and device relating to same |
US7065727B2 (en) * | 2001-04-25 | 2006-06-20 | Barcelona Design, Inc. | Optimal simultaneous design and floorplanning of integrated circuit |
-
2001
- 2001-10-31 GB GBGB0126104.9A patent/GB0126104D0/en not_active Ceased
-
2002
- 2002-10-31 CA CA002464935A patent/CA2464935A1/en not_active Abandoned
- 2002-10-31 WO PCT/BE2002/000164 patent/WO2003038686A2/en active Application Filing
- 2002-10-31 IL IL16167502A patent/IL161675A0/en unknown
- 2002-10-31 JP JP2003540877A patent/JP2005507128A/en active Pending
- 2002-10-31 EP EP02774180A patent/EP1440396A2/en not_active Withdrawn
- 2002-10-31 US US10/494,151 patent/US7162402B2/en not_active Expired - Fee Related
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6269277B1 (en) * | 1998-07-27 | 2001-07-31 | The Leland Stanford Junior University Board Of Trustees | System and method for designing integrated circuits |
US6295635B1 (en) * | 1998-11-17 | 2001-09-25 | Agilent Technologies, Inc. | Adaptive Multidimensional model for general electrical interconnection structures by optimizing orthogonal expansion parameters |
US6311145B1 (en) * | 1999-06-17 | 2001-10-30 | The Board Of Trustees Of The Leland Stanford Junior University | Optimal design of an inductor and inductor circuit |
Non-Patent Citations (2)
Title |
---|
DAEMS W ET AL: "An efficient optimization-based technique to generate posynomial performance models for analog integrated circuits" PROCEEDINGS 2002 DESIGN AUTOMATION CONFERENCE (IEEE CAT. NO.02CH37324), PROCEEDINGS OF 39TH DESIGN AUTOMATION CONFERENCE, NEW ORLEANS, LA, USA, 10-14 JUNE 2002, pages 431-436, XP002238560 2002, New York, NY, USA, ACM, USA ISBN: 1-58113-461-4 * |
DAEMS W ET AL: "Simulation-based automatic generation of signomial and posynomial performance models for analog integrated circuit sizing" IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN. ICCAD 2001. IEEE/ACM DIGEST OF TECHNICAL PAPERS (CAT. NO.01CH37281), IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN. ICCAD 2001. IEEE/ACM DIGEST OF TECHNICAL PAPERS, SAN JOSE, CA, pages 70-74, XP002238561 2001, Piscataway, NJ, USA, IEEE, USA ISBN: 0-7803-7247-6 * |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2013034171A1 (en) * | 2011-09-10 | 2013-03-14 | Abb Technology Ag | Arrangement and method for system identification of an industrial plant or process |
Also Published As
Publication number | Publication date |
---|---|
US7162402B2 (en) | 2007-01-09 |
US20050251373A1 (en) | 2005-11-10 |
EP1440396A2 (en) | 2004-07-28 |
WO2003038686A3 (en) | 2004-03-18 |
CA2464935A1 (en) | 2003-05-08 |
IL161675A0 (en) | 2004-09-27 |
JP2005507128A (en) | 2005-03-10 |
GB0126104D0 (en) | 2002-01-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP1440396A2 (en) | Posynomial modeling, sizing, optimization and control of physical and non-physical systems | |
Stevens et al. | Enhancement of shock-capturing methods via machine learning | |
Gallouët et al. | Some approximate Godunov schemes to compute shallow-water equations with topography | |
Nikan et al. | Numerical approximation of the time fractional cable model arising in neuronal dynamics | |
US11636238B2 (en) | Estimating noise characteristics in physical system simulations | |
Yue et al. | Reduced-order modelling of parametric systems via interpolation of heterogeneous surrogates | |
Boolchandani et al. | Efficient kernel functions for support vector machine regression model for analog circuits’ performance evaluation | |
Karatzas et al. | A reduced order approach for the embedded shifted boundary FEM and a heat exchange system on parametrized geometries | |
US6135649A (en) | Method of modeling and analyzing electronic noise using Pade approximation-based model-reduction techniques | |
Denoël | On the background and biresonant components of the random response of single degree-of-freedom systems under non-Gaussian random loading | |
Zhang et al. | Goodness-of-fit test of copula functions for semi-parametric univariate time series models | |
Dematté et al. | ADER methods for hyperbolic equations with a time-reconstruction solver for the generalized Riemann problem: the scalar case | |
Behnoudfar et al. | Explicit high-order generalized-α methods for isogeometric analysis of structural dynamics | |
Lee et al. | Practical uncertainty quantification analysis involving statistically dependent random variables | |
Kleijnen et al. | Methodology for determining the acceptability of system designs in uncertain environments | |
EP2051175A1 (en) | Method and device for generating a model of a multiparameter system | |
Maleki et al. | Mixtures of multivariate restricted skew-normal factor analyzer models in a Bayesian framework | |
US20030009732A1 (en) | Method and apparatus for analyzing small signal response and noise in nonlinear circuits | |
Singh et al. | Efficient new approximations for space-time fractional multi-dimensional telegraph equation | |
Drissi et al. | Fluid–structure interaction with the spectral method: application to a cylindrical tube subjected to transverse flow | |
Eisenträger et al. | An eigenvalue stabilization technique for immersed boundary finite element methods in explicit dynamics | |
Robens-Radermacher et al. | Efficient structural reliability analysis by using a PGD model in an adaptive importance sampling schema | |
US8078446B2 (en) | Linear time-invariant system modeling apparatus and method of generating a passive model | |
Yakoub et al. | Identification of continuous-time fractional models from noisy input and output signals | |
Cortés et al. | Probabilistic analysis of a cantilever beam subjected to random loads via probability density functions |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A2 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ OM PH PL PT RO RU SD SE SG SI SK SL TJ TM TN TR TT TZ UA UG US UZ VN YU ZA ZM ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A2 Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR IE IT LU MC NL PT SE SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
WWE | Wipo information: entry into national phase |
Ref document number: 2002774180 Country of ref document: EP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 1049/DELNP/2004 Country of ref document: IN |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2003540877 Country of ref document: JP Ref document number: 2464935 Country of ref document: CA |
|
WWE | Wipo information: entry into national phase |
Ref document number: 161675 Country of ref document: IL |
|
WWP | Wipo information: published in national office |
Ref document number: 2002774180 Country of ref document: EP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 10494151 Country of ref document: US |