WO2003019662A1 - Spiral inductor having parallel-branch structure - Google Patents

Spiral inductor having parallel-branch structure Download PDF

Info

Publication number
WO2003019662A1
WO2003019662A1 PCT/KR2001/002270 KR0102270W WO03019662A1 WO 2003019662 A1 WO2003019662 A1 WO 2003019662A1 KR 0102270 W KR0102270 W KR 0102270W WO 03019662 A1 WO03019662 A1 WO 03019662A1
Authority
WO
WIPO (PCT)
Prior art keywords
metal line
lower metal
spiral inductor
parallel
upper metal
Prior art date
Application number
PCT/KR2001/002270
Other languages
French (fr)
Inventor
Dong-Woo Suh
Bong-Ki Mheen
Jin-Yeong Kang
Original Assignee
Electronics And Telecommunications Research Institute
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Family has litigation
First worldwide family litigation filed litigation Critical https://patents.darts-ip.com/?family=19713456&utm_source=google_patent&utm_medium=platform_link&utm_campaign=public_patent_search&patent=WO2003019662(A1) "Global patent litigation dataset” by Darts-ip is licensed under a Creative Commons Attribution 4.0 International License.
Application filed by Electronics And Telecommunications Research Institute filed Critical Electronics And Telecommunications Research Institute
Priority to JP2003523011A priority Critical patent/JP3954022B2/en
Priority to EP01274455A priority patent/EP1419531A4/en
Publication of WO2003019662A1 publication Critical patent/WO2003019662A1/en

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01F—MAGNETS; INDUCTANCES; TRANSFORMERS; SELECTION OF MATERIALS FOR THEIR MAGNETIC PROPERTIES
    • H01F17/00—Fixed inductances of the signal type 
    • H01F17/0006—Printed inductances
    • H01F17/0013—Printed inductances with stacked layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01F—MAGNETS; INDUCTANCES; TRANSFORMERS; SELECTION OF MATERIALS FOR THEIR MAGNETIC PROPERTIES
    • H01F17/00—Fixed inductances of the signal type 
    • H01F17/0006—Printed inductances
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01F—MAGNETS; INDUCTANCES; TRANSFORMERS; SELECTION OF MATERIALS FOR THEIR MAGNETIC PROPERTIES
    • H01F27/00—Details of transformers or inductances, in general
    • H01F27/34—Special means for preventing or reducing unwanted electric or magnetic effects, e.g. no-load losses, reactive currents, harmonics, oscillations, leakage fields

Definitions

  • the present invention relates to to an inductor used in a semiconductor integrated circuit (IC), and more particularly, to a spiral inductor having a parallel-branch structure.
  • IC semiconductor integrated circuit
  • FIG. 1 is a perspective view showing an example of a conventional spiral inductor and FIG. 2 is a plan view of the conventional spiral inductor shown in FIG. 1.
  • the spiral inductor 100 includes a first metal line 110 and a second metal line 120.
  • the first and second metal lines 110 and 120 are vertically spaced apart from each other by an insulating layer (not shown) and are connected to each other by a via contact 130 passing through the insulating layer.
  • the second metal line 120 disposed over the insulating layer spirally turns inward from the outer periphery to the center.
  • the number, shape and size of the second metal line 120 must be changed in order to increase the overall inductance. In this case, however, an increase in the size of the inductor is resulted, reducing the overall integration level. Also, when the inductor has a predetermined area or greater, the overall inductance is not increased any longer due to an increase in the parasitic capacitance between the inductor and the underlying substrate. Also, the quality (Q) factor of the inductor is sharply decreased due to parasitic capacitance components with respect to the substrate of the first and second metal lines 110 and 120, which makes it impossible for the inductor to function properly.
  • FIG. 3 is a perspective view showing another example of a conventional spiral inductor and FIG. 4 is a plan view of the conventional spiral inductor shown in FIG. 3.
  • a spiral inductor 200 includes a first metal line 210 and a second metal line 220 vertically spaced apart from each other by an insulating layer (not shown).
  • the first and second metal lines 210 and 220 are connected to each other through a via contact 230.
  • at least two first metal lines 210 connected to the via contact 230 are disposed to be parallel.
  • mutual conductance between the parallel first metal lines 210 is also generated, thereby increasing the overall inductance.
  • a decrease in the overall area of the first metal lines 210 reduces a parasitic capacitance between the inductor and the underlying substrate, leading to an increase in Q-factor.
  • symmetric arrangement of metal lines facilitates an architecture work of a circuit.
  • a spiral inductor having a lower metal line and an upper metal line with an insulating layer interposed therebetween, the lower and upper metal lines being connected to each other through a via contact passing through the insulating layer, wherein the upper metal line spirally turns inward from the periphery to the center, and the lower metal line includes a first lower metal line crossing the upper metal line and disposed to be parallel with another adjacent first lower metal line, and a second lower metal line disposed to be parallel with the upper metal line.
  • the first lower metal line is relatively shorter than the second lower metal line.
  • the upper and lower metal lines may be electrically parallel connected to each other through the via contact.
  • the area of the lower metal line is preferably determined by a predetermined frequency at which the maximum Q-factor is exhibited.
  • FIG. 1 is a perspective view of a conventional spiral inductor
  • FIG. 2 is a plan view of the conventional spiral inductor shown in FIG. 1 ;
  • FIG. 3 is a perspective view of another conventional spiral inductor;
  • FIG. 4 is a plan view of the conventional spiral inductor shown in FIG. 3;
  • FIG. 5 is a perspective view of a spiral inductor having a parallel-branch structure according to the present invention.
  • FIG. 6 is a plan view of the spiral inductor shown in FIG. 5.
  • FIG. 5 is a perspective view of a spiral inductor having a parallel-branch structure according to the present invention
  • FIG. 6 is a plan view of the spiral inductor shown in FIG. 5.
  • a spiral inductor 500 includes a lower metal line 510 and an upper metal line 520.
  • the lower and upper metal lines 510 and 520 are disposed so as to be vertically spaced apart from each other by an insulating layer (not shown) and to be electrically connected to each other through a via contact 530.
  • the lower metal line 510 and the upper metal 520 are electrically parallel connected to each other.
  • the upper metal line 520 is spirally wound inward from the periphery to the center.
  • the spiral upper metal line 520 may have various shapes such as rectangle, circle or other polygons.
  • the lower metal line 510 includes a first lower metal line 51 1 and a second lower metal line 512.
  • the first lower metal line 511 crossing the upper metal line 520 is disposed to be parallel with another adjacent first lower metal line 511
  • the second lower metal line 512 is disposed to be parallel with the upper metal line 520.
  • the second lower metal line 512 is not perfectly parallel with the upper metal line 520 and may be disposed so that a current flow direction is at an acute angle of less than 90° with respect to the upper metal line 520.
  • the first lower metal line 511 is shorter than the second lower metal line 512.
  • the overall inductance of the above-described spiral inductor is the sum of a self inductance of the upper metal line 520, a mutual inductance between adjacent first lower metal lines 511 and a mutual inductance between the upper metal line 520 and the second lower metal line 512 disposed in parallel.
  • the Q-factor increasing in proportion to the overall inductance increases, in contrast with the conventional case. Since the upper metal line 520 and the lower metal line 510 are electrically parallel connected, metal line resistance is greatly reduced at a parallel-branch portion, thereby compensating for a parasitic capacitance between the lower metal line 510 and a substrate (not shown) and a reduction in Q-factor.
  • the parasitic capacitance caused by the lower metal line 510 can be adjusted by adjusting the area where the second lower metal line 512 and the upper metal line 520 are parallel to each other.
  • the frequency band at which the maximum Q-factor, which is inversely proportional to the resistance and capacitance, is exhibited can be adjusted to a desired frequency band.
  • the frequency band can be adjusted by adjusting the line width, length and interval of the lower metal line 510 instead of the area.
  • some lower metal lines are disposed to be parallel to each other and the other lower metal lines are disposed to be parallel to an upper metal line to generate a mutual inductance between the lower metal lines and a mutual inductance between the lower metal lines and the upper metal line, thereby increasing the overall inductance, leading to an increase in the Q-factor.
  • a frequency band at which the maximum Q-factor is exhibited can be arbitrarily determined adjusted by adjusting the area occupied by the lower metal lines and the upper metal line which are disposed parallel to each other.

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Coils Or Transformers For Communication (AREA)

Abstract

A spiral inductor having a lower metal line and an upper metal line with an insulating layer interposed therebetween is provided. In the spiral inductor, the lower and upper metal lines are connected to each other through a via contact passing through the insulating layer. The upper metal line spirally turns inward from the periphery to the center, and the lower metal line includes a first lower metal line crossing the upper metal line and disposed to be parallel with another adjacent first lower metal line, and a second lower metal line disposed to be parallel with the upper metal line.

Description

SPIRAL INDUCTOR HAVING PARALLEL-BRANCH STRUCTURE
Technical Field
The present invention relates to to an inductor used in a semiconductor integrated circuit (IC), and more particularly, to a spiral inductor having a parallel-branch structure.
Background Art
FIG. 1 is a perspective view showing an example of a conventional spiral inductor and FIG. 2 is a plan view of the conventional spiral inductor shown in FIG. 1.
Referring to FIGS. 1 and 2, the spiral inductor 100 includes a first metal line 110 and a second metal line 120. Although not shown, the first and second metal lines 110 and 120 are vertically spaced apart from each other by an insulating layer (not shown) and are connected to each other by a via contact 130 passing through the insulating layer. The second metal line 120 disposed over the insulating layer spirally turns inward from the outer periphery to the center.
Since there is no inductance between the first and second metal lines 110 and 120 in the above-described spiral inductor 100, the number, shape and size of the second metal line 120 must be changed in order to increase the overall inductance. In this case, however, an increase in the size of the inductor is resulted, reducing the overall integration level. Also, when the inductor has a predetermined area or greater, the overall inductance is not increased any longer due to an increase in the parasitic capacitance between the inductor and the underlying substrate. Also, the quality (Q) factor of the inductor is sharply decreased due to parasitic capacitance components with respect to the substrate of the first and second metal lines 110 and 120, which makes it impossible for the inductor to function properly. Further, the maximum Q factor of the inductor is not generated at a desired frequency but is generated at a predetermined frequency. FIG. 3 is a perspective view showing another example of a conventional spiral inductor and FIG. 4 is a plan view of the conventional spiral inductor shown in FIG. 3.
Referring to FIGS. 3 and 4, a spiral inductor 200 includes a first metal line 210 and a second metal line 220 vertically spaced apart from each other by an insulating layer (not shown). The first and second metal lines 210 and 220 are connected to each other through a via contact 230. Here, at least two first metal lines 210 connected to the via contact 230 are disposed to be parallel. Thus, in addition to the inductance due to the second metal line 220, mutual conductance between the parallel first metal lines 210 is also generated, thereby increasing the overall inductance. Also, a decrease in the overall area of the first metal lines 210 reduces a parasitic capacitance between the inductor and the underlying substrate, leading to an increase in Q-factor. In addition, symmetric arrangement of metal lines facilitates an architecture work of a circuit.
In this case, however, although the overall capacitance is rather increased, the increment in capacitance is negligible. Also, the maximum Q factor is still exhibited at a specific frequency rather than a desired frequency. Further, various methods of increasing the cross-sectional areas of metal lines have been proposed, including, for example, making a metal line thicker by further providing the plating step, making a three-dimensional shape using bonding wires, forming multiple-layer metal lines of 3 or more layers to then connect the second and third metal lines through many via contacts, and so on. These methods have several manufacturing disadvantages, for example, a lack in reproducibility, a lack in compatibility with silicon based semiconductor processes, an increase in manufacturing cost, a prolonged manufacturing time and so on.
Disclosure of the Invention To solve the above-described problems, it is an object of the present invention to provide a spiral inductor having a parallel-branch structure which can be controlled to generate the maximum Q-factor at a desired frequency while increasing the overall inductance and Q-factor without increasing the area occupied by metal lines.
To accomplish the above object, there is provided a spiral inductor having a lower metal line and an upper metal line with an insulating layer interposed therebetween, the lower and upper metal lines being connected to each other through a via contact passing through the insulating layer, wherein the upper metal line spirally turns inward from the periphery to the center, and the lower metal line includes a first lower metal line crossing the upper metal line and disposed to be parallel with another adjacent first lower metal line, and a second lower metal line disposed to be parallel with the upper metal line.
Preferably, the first lower metal line is relatively shorter than the second lower metal line.
The upper and lower metal lines may be electrically parallel connected to each other through the via contact.
The area of the lower metal line is preferably determined by a predetermined frequency at which the maximum Q-factor is exhibited.
Brief Description of the Drawings The above object and advantages of the present invention will become more apparent by describing in detail a preferred embodiment thereof with reference to the attached drawings in which:
FIG. 1 is a perspective view of a conventional spiral inductor;
FIG. 2 is a plan view of the conventional spiral inductor shown in FIG. 1 ; FIG. 3 is a perspective view of another conventional spiral inductor;
FIG. 4 is a plan view of the conventional spiral inductor shown in FIG. 3;
FIG. 5 is a perspective view of a spiral inductor having a parallel-branch structure according to the present invention; and
FIG. 6 is a plan view of the spiral inductor shown in FIG. 5.
Best mode for carrying out the Invention The present invention will now be described more fully hereinafter with reference to the accompanying drawings, in which a preferred embodiment of the invention is shown. The present invention may, however, be embodied in different forms and should not be construed as limited to the embodiment set forth herein.
FIG. 5 is a perspective view of a spiral inductor having a parallel-branch structure according to the present invention, and FIG. 6 is a plan view of the spiral inductor shown in FIG. 5.
Referring to FIGS. 5 and 6, a spiral inductor 500 according to the present invention includes a lower metal line 510 and an upper metal line 520.- The lower and upper metal lines 510 and 520 are disposed so as to be vertically spaced apart from each other by an insulating layer (not shown) and to be electrically connected to each other through a via contact 530. Here, the lower metal line 510 and the upper metal 520 are electrically parallel connected to each other.
The upper metal line 520 is spirally wound inward from the periphery to the center. The spiral upper metal line 520 may have various shapes such as rectangle, circle or other polygons.
The lower metal line 510 includes a first lower metal line 51 1 and a second lower metal line 512. The first lower metal line 511 crossing the upper metal line 520 is disposed to be parallel with another adjacent first lower metal line 511 , and the second lower metal line 512 is disposed to be parallel with the upper metal line 520. The second lower metal line 512 is not perfectly parallel with the upper metal line 520 and may be disposed so that a current flow direction is at an acute angle of less than 90° with respect to the upper metal line 520. The first lower metal line 511 is shorter than the second lower metal line 512.
The overall inductance of the above-described spiral inductor is the sum of a self inductance of the upper metal line 520, a mutual inductance between adjacent first lower metal lines 511 and a mutual inductance between the upper metal line 520 and the second lower metal line 512 disposed in parallel. Thus, according to the preset invention, the Q-factor increasing in proportion to the overall inductance increases, in contrast with the conventional case. Since the upper metal line 520 and the lower metal line 510 are electrically parallel connected, metal line resistance is greatly reduced at a parallel-branch portion, thereby compensating for a parasitic capacitance between the lower metal line 510 and a substrate (not shown) and a reduction in Q-factor. Also, the parasitic capacitance caused by the lower metal line 510 can be adjusted by adjusting the area where the second lower metal line 512 and the upper metal line 520 are parallel to each other. Thus, the frequency band at which the maximum Q-factor, which is inversely proportional to the resistance and capacitance, is exhibited, can be adjusted to a desired frequency band. In some cases, the frequency band can be adjusted by adjusting the line width, length and interval of the lower metal line 510 instead of the area.
Industrial Applicability
As described above, in the spiral inductor having a parallel-branch structure according to the present invention, some lower metal lines are disposed to be parallel to each other and the other lower metal lines are disposed to be parallel to an upper metal line to generate a mutual inductance between the lower metal lines and a mutual inductance between the lower metal lines and the upper metal line, thereby increasing the overall inductance, leading to an increase in the Q-factor. Also, a frequency band at which the maximum Q-factor is exhibited can be arbitrarily determined adjusted by adjusting the area occupied by the lower metal lines and the upper metal line which are disposed parallel to each other.

Claims

What is claimed is:
1. A spiral inductor having a lower metal line and an upper metal line with an insulating layer interposed therebetween, the lower and upper metal lines being connected to each other through a via contact passing through the insulating layer, wherein the upper metal line spirally turns inward from the periphery to the center, and the lower metal line includes a first lower metal line crossing the upper metal line and disposed to be parallel with another adjacent first lower metal line, and a second lower metal line disposed to be parallel with the upper metal line.
2. The spiral inductor according to claim 1 , wherein the first lower metal line is relatively shorter than the second lower metal line.
3. The spiral inductor according to claim 1 , wherein the upper and lower metal lines are electrically parallel connected to each other through the via contact.
4. The spiral inductor according to claim 1 , wherein the area of the lower metal line is determined by a predetermined frequency at which the maximum Q-factor is exhibited.
PCT/KR2001/002270 2001-08-22 2001-12-26 Spiral inductor having parallel-branch structure WO2003019662A1 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP2003523011A JP3954022B2 (en) 2001-08-22 2001-12-26 Parallel branch structure spiral inductor
EP01274455A EP1419531A4 (en) 2001-08-22 2001-12-26 Spiral inductor having parallel-branch structure

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
KR10-2001-0050742A KR100420948B1 (en) 2001-08-22 2001-08-22 Spiral inductor having parallel-branch structure
KR2001/50742 2001-08-22

Publications (1)

Publication Number Publication Date
WO2003019662A1 true WO2003019662A1 (en) 2003-03-06

Family

ID=19713456

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/KR2001/002270 WO2003019662A1 (en) 2001-08-22 2001-12-26 Spiral inductor having parallel-branch structure

Country Status (5)

Country Link
US (1) US6661325B2 (en)
EP (1) EP1419531A4 (en)
JP (1) JP3954022B2 (en)
KR (1) KR100420948B1 (en)
WO (1) WO2003019662A1 (en)

Families Citing this family (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6707367B2 (en) * 2002-07-23 2004-03-16 Broadcom, Corp. On-chip multiple tap transformer and inductor
US6927664B2 (en) * 2003-05-16 2005-08-09 Matsushita Electric Industrial Co., Ltd. Mutual induction circuit
KR101005264B1 (en) * 2003-07-26 2011-01-04 삼성전자주식회사 Symmetrical inductor
JP2006049432A (en) * 2004-08-02 2006-02-16 Murata Mfg Co Ltd Laminated electronic part
US20060125046A1 (en) * 2004-12-14 2006-06-15 Hyun Cheol Bae Integrated inductor and method of fabricating the same
US7786836B2 (en) * 2005-07-19 2010-08-31 Lctank Llc Fabrication of inductors in transformer based tank circuitry
US7511588B2 (en) * 2005-07-19 2009-03-31 Lctank Llc Flux linked LC tank circuits forming distributed clock networks
US7250826B2 (en) * 2005-07-19 2007-07-31 Lctank Llc Mutual inductance in transformer based tank circuitry
US7508280B2 (en) * 2005-07-19 2009-03-24 Lc Tank Llc Frequency adjustment techniques in coupled LC tank circuits
GB0523969D0 (en) * 2005-11-25 2006-01-04 Zarlink Semiconductor Ltd Inductivwe component
KR100849428B1 (en) * 2006-12-06 2008-07-30 한국전자통신연구원 Symmetric Inductor with branching-typed structure and the manufacturing method
JP5034613B2 (en) * 2007-03-30 2012-09-26 Ｔｄｋ株式会社 DC / DC converter
JP2009088161A (en) * 2007-09-28 2009-04-23 Fujitsu Media Device Kk Electronic component
KR100959715B1 (en) * 2007-12-17 2010-05-25 주식회사 동부하이텍 Inductor device and the manufacturing method thereof
EP2151834A3 (en) * 2008-08-05 2012-09-19 Nxp B.V. Inductor assembly
US8013689B2 (en) * 2008-09-03 2011-09-06 Applied Micro Circuits Corporation Integrated circuit inductor with transverse interfaces
US20120092119A1 (en) * 2010-10-15 2012-04-19 Xilinx, Inc. Multiple-loop symmetrical inductor
KR101626138B1 (en) 2014-03-11 2016-05-31 김준영 Evaporator drying device for vehicle
US9368271B2 (en) * 2014-07-09 2016-06-14 Industrial Technology Research Institute Three-dimension symmetrical vertical transformer
TWI619129B (en) 2015-12-15 2018-03-21 瑞昱半導體股份有限公司 Inductor structure
KR20220169152A (en) * 2021-06-18 2022-12-27 삼성전자주식회사 Semiconductor device

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH09181264A (en) * 1995-12-27 1997-07-11 Nec Corp Semiconductor device and manufacture thereof
US5834825A (en) * 1995-12-27 1998-11-10 Nec Corporation Semiconductor device having spiral wiring directly covered with an insulating layer containing ferromagnetic particles

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
NL7900244A (en) * 1979-01-12 1980-07-15 Philips Nv FLAT TWO-LAYER ELECTRICAL COIL.
JPH04152507A (en) * 1990-10-16 1992-05-26 Murata Mfg Co Ltd Inductor
US5610433A (en) * 1995-03-13 1997-03-11 National Semiconductor Corporation Multi-turn, multi-level IC inductor with crossovers
US5545916A (en) 1994-12-06 1996-08-13 At&T Corp. High Q integrated inductor
US5760456A (en) * 1995-12-21 1998-06-02 Grzegorek; Andrew Z. Integrated circuit compatible planar inductors with increased Q
KR100225847B1 (en) * 1996-10-23 1999-10-15 윤종용 Semiconductor device having dual spiral inductor
DE19739962C2 (en) * 1997-09-11 2000-05-18 Siemens Ag Planar, coupled coil arrangement
KR100337950B1 (en) 1998-09-15 2002-10-04 한국과학기술원 Monolithic Manufacturing Method of Solenoid Inductors

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH09181264A (en) * 1995-12-27 1997-07-11 Nec Corp Semiconductor device and manufacture thereof
US5834825A (en) * 1995-12-27 1998-11-10 Nec Corporation Semiconductor device having spiral wiring directly covered with an insulating layer containing ferromagnetic particles

Also Published As

Publication number Publication date
KR20030017746A (en) 2003-03-04
EP1419531A4 (en) 2008-04-16
JP2005501418A (en) 2005-01-13
KR100420948B1 (en) 2004-03-02
US20030038697A1 (en) 2003-02-27
JP3954022B2 (en) 2007-08-08
US6661325B2 (en) 2003-12-09
EP1419531A1 (en) 2004-05-19

Similar Documents

Publication Publication Date Title
US6661325B2 (en) Spiral inductor having parallel-branch structure
US7667566B2 (en) Inductor structure
US7541238B2 (en) Inductor formed in an integrated circuit
US6441715B1 (en) Method of fabricating a miniaturized integrated circuit inductor and transformer fabrication
CN100382208C (en) Inductor element
US7598838B2 (en) Variable inductor technique
US20030122647A1 (en) Inductor formed on a silicon substrate and method of manufacturing the same
US7312685B1 (en) Symmetrical inductor
US20040075521A1 (en) Multi-level symmetrical inductor
US20080164967A1 (en) Inductance element
JP2000277693A (en) Integrated circuit with incorporated inductive element and manufacture of the same
US7724116B2 (en) Symmetrical inductor
US20020097129A1 (en) Method of fabricating a miniaturized integrated circuit inductor and transformer fabrication
US6781239B1 (en) Integrated circuit and method of forming the integrated circuit having a die with high Q inductors and capacitors attached to a die with a circuit as a flip chip
US6833781B1 (en) High Q inductor in multi-level interconnect
JP5090688B2 (en) Semiconductor device
WO2021011019A1 (en) Techniques for making integrated inductors and related semiconductor devices, electronic systems, and methods
KR100629611B1 (en) Inductor structure in semiconductor device and method of fabricating the same
JP2004506320A (en) Integrated inductance
US7167072B2 (en) Method of fabricating inductor and structure formed therefrom
KR19980020010A (en) Structure of Spiral Inductor
US6740956B1 (en) Metal trace with reduced RF impedance resulting from the skin effect
US7042326B2 (en) Symmetrical inductor
KR100937648B1 (en) Inductor of semiconductor device and method for manufacturing the same
JPH10125859A (en) Spiral inductor

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BY BZ CA CH CN CO CR CU CZ DE DM DZ EC EE ES FI GB GD GE GH HR HU ID IL IN IS JP KE KG KP KZ LK LR LS LT LU LV MA MD MG MK MW MX MZ NO NZ PH PL PT RO RU SE SG SI SK SL TJ TM TR TT TZ UA UZ VN YU ZA

Kind code of ref document: A1

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ PH PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG UZ VN YU ZA ZW

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): GH GM KE LS MW MZ SD SL SZ UG ZM ZW AM AZ BY KG KZ RU TJ TM AT BE CH CY DE DK FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GQ ML MR NE SN TD TG

Kind code of ref document: A1

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
WWE Wipo information: entry into national phase

Ref document number: 2001274455

Country of ref document: EP

WWE Wipo information: entry into national phase

Ref document number: 2003523011

Country of ref document: JP

WWP Wipo information: published in national office

Ref document number: 2001274455

Country of ref document: EP