WO2002089543A1 - Protection of conductive connection by electrophoresis coating and structure formed thereof - Google Patents

Protection of conductive connection by electrophoresis coating and structure formed thereof Download PDF

Info

Publication number
WO2002089543A1
WO2002089543A1 PCT/US2002/013272 US0213272W WO02089543A1 WO 2002089543 A1 WO2002089543 A1 WO 2002089543A1 US 0213272 W US0213272 W US 0213272W WO 02089543 A1 WO02089543 A1 WO 02089543A1
Authority
WO
WIPO (PCT)
Prior art keywords
connection
processing
exposed
conductive
film
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/US2002/013272
Other languages
English (en)
French (fr)
Inventor
Alfred I-Tsung Pan
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
HP Inc
Original Assignee
Hewlett Packard Co
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hewlett Packard Co filed Critical Hewlett Packard Co
Priority to EP02766831A priority Critical patent/EP1382232B1/en
Priority to DE60232648T priority patent/DE60232648D1/de
Priority to JP2002586693A priority patent/JP4288077B2/ja
Publication of WO2002089543A1 publication Critical patent/WO2002089543A1/en
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B41—PRINTING; LINING MACHINES; TYPEWRITERS; STAMPS
    • B41J—TYPEWRITERS; SELECTIVE PRINTING MECHANISMS, i.e. MECHANISMS PRINTING OTHERWISE THAN FROM A FORME; CORRECTION OF TYPOGRAPHICAL ERRORS
    • B41J2/00—Typewriters or selective printing mechanisms characterised by the printing or marking process for which they are designed
    • B41J2/005—Typewriters or selective printing mechanisms characterised by the printing or marking process for which they are designed characterised by bringing liquid or particles selectively into contact with a printing material
    • B41J2/01—Ink jet
    • B41J2/135—Nozzles
    • B41J2/16—Production of nozzles
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B41—PRINTING; LINING MACHINES; TYPEWRITERS; STAMPS
    • B41J—TYPEWRITERS; SELECTIVE PRINTING MECHANISMS, i.e. MECHANISMS PRINTING OTHERWISE THAN FROM A FORME; CORRECTION OF TYPOGRAPHICAL ERRORS
    • B41J2/00—Typewriters or selective printing mechanisms characterised by the printing or marking process for which they are designed
    • B41J2/005—Typewriters or selective printing mechanisms characterised by the printing or marking process for which they are designed characterised by bringing liquid or particles selectively into contact with a printing material
    • B41J2/01—Ink jet
    • B41J2/135—Nozzles
    • B41J2/14—Structure thereof only for on-demand ink jet heads
    • B41J2/14016—Structure of bubble jet print heads
    • B41J2/14072—Electrical connections, e.g. details on electrodes, connecting the chip to the outside...
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B41—PRINTING; LINING MACHINES; TYPEWRITERS; STAMPS
    • B41J—TYPEWRITERS; SELECTIVE PRINTING MECHANISMS, i.e. MECHANISMS PRINTING OTHERWISE THAN FROM A FORME; CORRECTION OF TYPOGRAPHICAL ERRORS
    • B41J2/00—Typewriters or selective printing mechanisms characterised by the printing or marking process for which they are designed
    • B41J2/005—Typewriters or selective printing mechanisms characterised by the printing or marking process for which they are designed characterised by bringing liquid or particles selectively into contact with a printing material
    • B41J2/01—Ink jet
    • B41J2/135—Nozzles
    • B41J2/16—Production of nozzles
    • B41J2/1621—Manufacturing processes
    • B41J2/164—Manufacturing processes thin film formation
    • B41J2/1643—Manufacturing processes thin film formation thin film formation by plating
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/22—Secondary treatment of printed circuits
    • H05K3/28—Applying non-metallic protective coatings
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/18—Printed circuits structurally associated with non-printed electric components
    • H05K1/182—Printed circuits structurally associated with non-printed electric components associated with components mounted in printed circuit boards [PCB], e.g. insert-mounted components [IMC]
    • H05K1/184—Printed circuits structurally associated with non-printed electric components associated with components mounted in printed circuit boards [PCB], e.g. insert-mounted components [IMC] associated with components inserted in holes through the PCBs and wherein terminals of the components are connected to printed contacts on the walls of the holes or at the edges thereof or protruding over or into the holes
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/18—Printed circuits structurally associated with non-printed electric components
    • H05K1/189—Printed circuits structurally associated with non-printed electric components characterised by the use of flexible or folded printed circuits
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/03—Conductive materials
    • H05K2201/0332—Structure of the conductor
    • H05K2201/0388—Other aspects of conductors
    • H05K2201/0397—Tab
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
    • H05K2201/10621—Components characterised by their electrical contacts
    • H05K2201/10674—Flip chip
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/13—Moulding and encapsulation; Deposition techniques; Protective layers
    • H05K2203/1333—Deposition techniques, e.g. coating
    • H05K2203/135—Electrophoretic deposition of insulating material
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49082—Resistor making
    • Y10T29/49083—Heater type
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/4913—Assembling to base an electrical component, e.g., capacitor, etc.
    • Y10T29/49146—Assembling to base an electrical component, e.g., capacitor, etc. with encapsulating, e.g., potting, etc.
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49169—Assembling electrical component directly to terminal or elongated conductor
    • Y10T29/49171—Assembling electrical component directly to terminal or elongated conductor with encapsulating
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49401—Fluid pattern dispersing device making, e.g., ink jet

Definitions

  • the present invention relates to the protection of conductive surfaces in electrical circuits and, in particular, to the protection of conductive surfaces in a thermal inkjet print head circuit.
  • an inkjet image is formed when a precise pattern of dots is ejected from a drop generating device known as a "print head" onto a printing medium.
  • the typical inkjet print head has an array of precisely formed nozzles in an orifice plate that is attached to an ink barrier layer on a thermal inkjet print head substrate.
  • Fig. 1 shows a print head substrate 12 with a single nozzle 10A formed in an orifice plate 10.
  • the substrate incorporates an array of firing chambers that receive liquid ink from an ink reservoir.
  • each chamber 11 has a thin-film resistor 13, known as a "firing resister", located opposite each nozzle 10A so ink can collect between the firing resister and the nozzle.
  • Control signals for causing the resisters to "fire” originate from the printer's processing unit.
  • An electrical connection is established with the thin film resistor 13 by lithographically patterned conductive traces (not shown) connected between the resistor and an exposed bonding pad 14 remotely located from the resistor.
  • the bonding pad facilitates connection with an exposed conductive lead on a flexible tape circuit 15 (also referred to as a flex circuit) that is carried on the print head.
  • the flex circuit conveys control or "firing" signals from the printer's processor to the resistor.
  • the flex circuit is particularly suited for connecting electrical components where one or both connections may be coupled to moving parts.
  • the print head which is scanned across the print media while ejecting droplets of ink, is electrically connected to the printer's processor with a flex circuit.
  • flex circuits are fine, conductive filaments or formed traces laminated between, overmolded with, or otherwise adhered to, a layer of a flexible, dielectric material, such as a polyimide tape.
  • the interconnect circuit so formed can be bent or looped without affecting the electrical interconnections between the electrical components it connects.
  • a connection between a given firing resistor 13 and a conductive trace on the flex circuit 15 is created by attaching a conductive bonding beam 16 from the bonding pad 14 to the trace. After bonding, exposed conductive connection areas including at least the bonding pads, bonding beams and conductive traces on the flex circuit are protected/covered from the corrosive environment of the print head.
  • a previous approach for protecting the exposed conductive connection uses two different coating techniques to accommodate the surface characteristics of two distinct areas of the exposed connection. Specifically, since a first area including the bonding pad 14 and the bonding beam 16 is characterized by small crevices and irregularly shaped surfaces, this area is protected by dispensing a drop of protective coating 17 (including the pad and beam) thereby filling-in small crevices that are hard to coat and covering the entire area. On the other hand, a second area including the exposed conductive traces on the flex circuit 15 is characteristically planer. Consequently, this area is more adapted to a process in which the protective coating is laminated over the exposed traces using, for instance, a screen coating, or sheet/curtain process, thereby forming a protective layer of lamination 18 over the area.
  • One disadvantage of this coating technique is that due to the irregularity of the surface of the first area, the dispensed coating may have small unprotected pin holes or bubbles and may be unevenly distributed - resulting in unreliable protection of this area.
  • covering the first and second areas using different processing techniques results in additional processing steps.
  • gaps of protection can occur between the dispensed protective coating 17 and the laminated coating 18.
  • a method of processing and a structure formed thereof is performed on an exposed conductive connection area between a first device and a flexible tape circuit by coupling the exposed connection to a first voltage and immersing the exposed connection in an electrophoretic solution in contact with an electrode at a second voltage potential thereby establishing a current between the electrode and the exposed connection such that the exposed connection is coated with a thin insulating film of uniform thickness by electrophoretic plating.
  • the method is performed on an exposed conductive connection between a thermal inkjet device and a flexible tape circuit connectable to control signals for driving ' the thermal inkjet device.
  • the method is performed by coupling the exposed connection to a first voltage and immersing the exposed connection in an electrophoretic solution in contact with an electrode at a second voltage potential thereby establishing a current between the electrode and the exposed connection such that the exposed connection is coated with a thin insulating film of uniform thickness by electrophoretic plating .
  • Fig. 1 illustrates a prior art thermal inkjet print head structure and protective coating covering exposed conductive connection areas as applied according to a prior art method
  • Fig. 2 illustrates a thermal inkjet print head structure and protective coating covering exposed conductive connection areas as applied according to the method of the present invention
  • FIG. 3 illustrates one manner in which to electrophoretically plate in accordance with the method of the present invention
  • Fig. 4 illustrates the relationship between current and time during electrophoretic plating
  • Fig. 5 illustrates a general structure including a device, a flexible tape circuit, and the exposed connection area between the device and the circuit having protective coating applied according to the method of the present invention.
  • the exposed connection is coated with a protective material that resists the deleterious effects presented by the corrosive environment. For instance, in the environment occurring within an inkjet printer in the vicinity of the print head, components and connections are constantly exposed to moisture in the form of inks. This moisture will corrode the exposed connections when left unprotected.
  • a structure is formed in which an exposed connection between the bonding pad on a print head substrate and a conductive trace on a flexible circuit is plated with a protective film using electrophoresis so as to evenly coat all exposed connection areas using a single coating technique.
  • Fig. 2 shows one embodiment of a structure formed using the method of the present invention which includes a print head substrate 12 and an orifice plate 10 formed thereon, having at least a single orifice 10A. Formed beneath the orifice 10A is an ink chamber 11 including a heating element 13 electrically in connection (not shown) with a bonding pad 14.
  • the bonding pad 14 is bonded by a conductive bonding beam 16 to a conductive trace (not shown) on a flexible tap circuit 15.
  • a conductive connection is formed by the bonding pad 14, bonding beam 16, and conductive trace (not shown) on a flexible tape circuit 15. All exposed areas of the connection are plated with a polymer using electrophoresis so as to form a thin film 19 of uniform thickness on the exposed areas.
  • FIGs. 3A and 3B illustrate one embodiment of the method of processing a thermal inkjet print head device having an exposed electrically conductive connection to a flexible tape circuit according to the present invention.
  • the diagram shown in Fig. 3A is representation of the electrophoretic plating process and is not indicative of actual processing materials and equipment used for performing electrophoretic plating.
  • Fig. 3A shows an exposed conductive connection including exposed bonding pad 14, bonding beam 16, and a conductive trace (not shown) on flex circuit 15.
  • the exposed connection is established at a first voltage Vj (block 30).
  • the exposed connection is immersed in an electrophoretic solution 20 in contact with an electrode at a second voltage potential V 2 (block 31), where N ⁇ V 2 , so as to establish a current between the electrode and the exposed connection such that the exposed connection is coated with a thin, film of uniform thickness by electrophoretic plating.
  • V 2 second voltage potential
  • the establishing of the exposed connection to a voltage, Vi can comprise coupling the connection to a given voltage supply, V(, or may comprise leaving the exposed connection uncoupled such that Vi is equal to a ground potential.
  • Fig. 4 shows an example of the relationship of current vs. time in an electrophoretic plating process.
  • the current initially increases (indicator 40) until a thin film begins to form on the surface of the exposed connection thereby insulating the surface and restricting current flow (indicator 41) until a film of uniform thickness covers the exposed connection.
  • Thin film thickness uniformity is achieved since the current flow to a given area (and hence the amount of material being plated onto the given area) is dependent on the thickness of the layer formed on the given surface.
  • the electrophoresis process continues on all areas until a given thickness is attained at which time the electrophoresis process ends since current flow will be restricted.
  • the time it takes to coat the exposed connection surface is dependent on the voltage difference between V ! and V 2 . Increasing voltage difference will result in a faster coatin ⁇ g time.
  • the coated conductive connection is heated or cured to harden the thin film to increase film reliability.
  • the thin film when the thin film is cured, it tends to thin at edges and points of the surface of the film thereby creating non-uniformity in the thickness of the film.
  • a second film coating is applied over the first coating by performing essentially the same method as shown in Fig. 3B. Specifically, a first voltage, Ni, is established on the connection and the coated connection is immersed in an electrophoretic solution in contact with a third voltage, N 3 (where V 3 is greater than or equal to N 2 ). Due to the electrophoretic plating process, the coating material in the solution is more attracted to the thin areas than the thick areas of the first coating such that the composite thickness of the first and second "Coats results in a uniformly thick film over the exposed connection.
  • the electrophoretic solution comprises an organic resin and de-ionized median, such as water.
  • the organic resin is a polymer.
  • the exposed connection is a conductive surface comprising at least one of copper, aluminum, and gold.
  • electrophoresis is a well documented process whereby electrically charged particles in a conductive medium will migrate to the electrode bearing the opposite charge under the influence of a D.C. voltage.
  • a generalized embodiment of the method of the present invention results in the structure shown in Fig. 5.
  • a first device 50 is connected to a flex circuit 52 via an exposed electrically conductive connection including at least a bonding pad 51, a bonding beam 53, and a conductive trace (not shown) on the flex circuit 52.
  • the exposed connection is electrophoretically plated with a thin film 19 of uniform thickness by establishing the exposed conductive connection at a first voltage and immersing it into an electrophoretic solution in contact with an electrode at a second voltage potential thereby establishing a current between the electrode and the exposed connection such that the exposed connection is coated with the thin film.

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Particle Formation And Scattering Control In Inkjet Printers (AREA)
PCT/US2002/013272 2001-04-27 2002-04-26 Protection of conductive connection by electrophoresis coating and structure formed thereof Ceased WO2002089543A1 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
EP02766831A EP1382232B1 (en) 2001-04-27 2002-04-26 Protection of conductive connection by electrophoresis coating and structure formed therewith
DE60232648T DE60232648D1 (de) 2001-04-27 2002-04-26 Schutz einer leitfähigen verbindung durch elektrophoresebeschichtung und daraus gebildete struktur
JP2002586693A JP4288077B2 (ja) 2001-04-27 2002-04-26 デバイスの処理方法

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/844,377 2001-04-27
US09/844,377 US6588095B2 (en) 2001-04-27 2001-04-27 Method of processing a device by electrophoresis coating

Publications (1)

Publication Number Publication Date
WO2002089543A1 true WO2002089543A1 (en) 2002-11-07

Family

ID=25292566

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2002/013272 Ceased WO2002089543A1 (en) 2001-04-27 2002-04-26 Protection of conductive connection by electrophoresis coating and structure formed thereof

Country Status (5)

Country Link
US (1) US6588095B2 (https=)
EP (1) EP1382232B1 (https=)
JP (1) JP4288077B2 (https=)
DE (1) DE60232648D1 (https=)
WO (1) WO2002089543A1 (https=)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2004330787A (ja) * 2003-04-30 2004-11-25 Hewlett-Packard Development Co Lp 流体噴射アセンブリ
WO2011055138A1 (en) 2009-11-05 2011-05-12 Xennia Technology Limited Inkjet printers

Families Citing this family (41)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6323060B1 (en) 1999-05-05 2001-11-27 Dense-Pac Microsystems, Inc. Stackable flex circuit IC package and method of making same
US6262895B1 (en) 2000-01-13 2001-07-17 John A. Forthun Stackable chip package with flex carrier
US20030234443A1 (en) 2001-10-26 2003-12-25 Staktek Group, L.P. Low profile stacking system and method
US6956284B2 (en) 2001-10-26 2005-10-18 Staktek Group L.P. Integrated circuit stacking system and method
US7202555B2 (en) * 2001-10-26 2007-04-10 Staktek Group L.P. Pitch change and chip scale stacking system and method
US6940729B2 (en) 2001-10-26 2005-09-06 Staktek Group L.P. Integrated circuit stacking system and method
US7485951B2 (en) 2001-10-26 2009-02-03 Entorian Technologies, Lp Modularized die stacking system and method
US20060255446A1 (en) 2001-10-26 2006-11-16 Staktek Group, L.P. Stacked modules and method
US7371609B2 (en) 2001-10-26 2008-05-13 Staktek Group L.P. Stacked module systems and methods
US6914324B2 (en) * 2001-10-26 2005-07-05 Staktek Group L.P. Memory expansion and chip scale stacking system and method
US7310458B2 (en) 2001-10-26 2007-12-18 Staktek Group L.P. Stacked module systems and methods
US7026708B2 (en) * 2001-10-26 2006-04-11 Staktek Group L.P. Low profile chip scale stacking system and method
US7656678B2 (en) 2001-10-26 2010-02-02 Entorian Technologies, Lp Stacked module systems
US7053478B2 (en) 2001-10-26 2006-05-30 Staktek Group L.P. Pitch change and chip scale stacking system
US7081373B2 (en) 2001-12-14 2006-07-25 Staktek Group, L.P. CSP chip stack with flex circuit
US7542304B2 (en) 2003-09-15 2009-06-02 Entorian Technologies, Lp Memory expansion and integrated circuit stacking system and method
US7229152B2 (en) 2003-10-31 2007-06-12 Hewlett-Packard Development Company, L.P. Fluid ejection device with insulating feature
US7606040B2 (en) 2004-09-03 2009-10-20 Entorian Technologies, Lp Memory module system and method
US7446410B2 (en) * 2004-09-03 2008-11-04 Entorian Technologies, Lp Circuit module with thermal casing systems
US7522421B2 (en) 2004-09-03 2009-04-21 Entorian Technologies, Lp Split core circuit module
US7616452B2 (en) 2004-09-03 2009-11-10 Entorian Technologies, Lp Flex circuit constructions for high capacity circuit module systems and methods
US7324352B2 (en) 2004-09-03 2008-01-29 Staktek Group L.P. High capacity thin module system and method
US7468893B2 (en) 2004-09-03 2008-12-23 Entorian Technologies, Lp Thin module system and method
US7606049B2 (en) 2004-09-03 2009-10-20 Entorian Technologies, Lp Module thermal management system and method
US7760513B2 (en) 2004-09-03 2010-07-20 Entorian Technologies Lp Modified core for circuit module system and method
US7542297B2 (en) 2004-09-03 2009-06-02 Entorian Technologies, Lp Optimized mounting area circuit module system and method
US7423885B2 (en) 2004-09-03 2008-09-09 Entorian Technologies, Lp Die module system
US7289327B2 (en) 2006-02-27 2007-10-30 Stakick Group L.P. Active cooling methods and apparatus for modules
US20060050492A1 (en) 2004-09-03 2006-03-09 Staktek Group, L.P. Thin module system and method
US7511968B2 (en) 2004-09-03 2009-03-31 Entorian Technologies, Lp Buffered thin module system and method
US20060053345A1 (en) * 2004-09-03 2006-03-09 Staktek Group L.P. Thin module system and method
US7579687B2 (en) * 2004-09-03 2009-08-25 Entorian Technologies, Lp Circuit module turbulence enhancement systems and methods
US7443023B2 (en) 2004-09-03 2008-10-28 Entorian Technologies, Lp High capacity thin module system
US7606050B2 (en) 2004-09-03 2009-10-20 Entorian Technologies, Lp Compact module system and method
US7309914B2 (en) 2005-01-20 2007-12-18 Staktek Group L.P. Inverted CSP stacking system and method
US7033861B1 (en) 2005-05-18 2006-04-25 Staktek Group L.P. Stacked module systems and method
US7511969B2 (en) 2006-02-02 2009-03-31 Entorian Technologies, Lp Composite core circuit module system and method
US7417310B2 (en) 2006-11-02 2008-08-26 Entorian Technologies, Lp Circuit module having force resistant construction
JP5405425B2 (ja) * 2010-09-30 2014-02-05 富士フイルム株式会社 液体吐出ヘッド及びインクジェット記録装置並びに給電配線基板の乾燥方法
GB2503482A (en) 2012-06-28 2014-01-01 Ibm Tape head system with electrostatic element
CN112719065A (zh) * 2020-12-23 2021-04-30 成都宏明双新科技股份有限公司 一种改善产品在落料时下层电泳漆层保留量的方法

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4321290A (en) * 1978-12-05 1982-03-23 Thams Johan Petter B Process for coating a metal article on and at an edge
EP0092321A1 (en) * 1982-04-06 1983-10-26 Standard Telephones And Cables Public Limited Company Insulating coatings
JPS63301591A (ja) * 1987-05-30 1988-12-08 Nissha Printing Co Ltd プリント基板用カバ−レイの形成方法
JPH02267992A (ja) * 1989-04-07 1990-11-01 Mitsubishi Electric Corp 配線板の製造方法
JPH0521680A (ja) * 1991-07-10 1993-01-29 Hitachi Cable Ltd 樹脂封止半導体装置の表面処理法
EP0593175A2 (en) * 1992-10-13 1994-04-20 Hewlett-Packard Company Structure and method for preventing ink shorting of conductors connected to a printhead

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4208261A (en) * 1978-06-02 1980-06-17 Shinto Paint Co., Ltd. Continuous method for cathodic electrodeposition
JPH024892A (ja) * 1988-06-22 1990-01-09 Canon Inc 接着性被着材および接着工法
DE3826715A1 (de) * 1988-08-05 1990-02-22 Fraunhofer Ges Forschung Verfahren zum beschichten von substraten mit einem isolierenden ueberzug
US5855753A (en) * 1996-11-26 1999-01-05 The Trustees Of Princeton University Method for electrohydrodynamically assembling patterned colloidal structures
US5830340A (en) * 1997-03-05 1998-11-03 Trumem International Llc Method for making a composite filter

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4321290A (en) * 1978-12-05 1982-03-23 Thams Johan Petter B Process for coating a metal article on and at an edge
EP0092321A1 (en) * 1982-04-06 1983-10-26 Standard Telephones And Cables Public Limited Company Insulating coatings
JPS63301591A (ja) * 1987-05-30 1988-12-08 Nissha Printing Co Ltd プリント基板用カバ−レイの形成方法
JPH02267992A (ja) * 1989-04-07 1990-11-01 Mitsubishi Electric Corp 配線板の製造方法
JPH0521680A (ja) * 1991-07-10 1993-01-29 Hitachi Cable Ltd 樹脂封止半導体装置の表面処理法
EP0593175A2 (en) * 1992-10-13 1994-04-20 Hewlett-Packard Company Structure and method for preventing ink shorting of conductors connected to a printhead

Non-Patent Citations (3)

* Cited by examiner, † Cited by third party
Title
PATENT ABSTRACTS OF JAPAN vol. 013, no. 139 (E - 738) 6 April 1989 (1989-04-06) *
PATENT ABSTRACTS OF JAPAN vol. 015, no. 022 (E - 1024) 18 January 1991 (1991-01-18) *
PATENT ABSTRACTS OF JAPAN vol. 017, no. 295 (E - 1377) 7 June 1993 (1993-06-07) *

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2004330787A (ja) * 2003-04-30 2004-11-25 Hewlett-Packard Development Co Lp 流体噴射アセンブリ
WO2011055138A1 (en) 2009-11-05 2011-05-12 Xennia Technology Limited Inkjet printers
US8684503B2 (en) 2009-11-05 2014-04-01 Xennia Technology Limited Inkjet printers

Also Published As

Publication number Publication date
DE60232648D1 (de) 2009-07-30
US20020157856A1 (en) 2002-10-31
EP1382232A1 (en) 2004-01-21
US6588095B2 (en) 2003-07-08
JP2004525008A (ja) 2004-08-19
JP4288077B2 (ja) 2009-07-01
EP1382232B1 (en) 2009-06-17

Similar Documents

Publication Publication Date Title
US6588095B2 (en) Method of processing a device by electrophoresis coating
CN1982066B (zh) 液体排出头以及该液体排出头的制造方法
US4751532A (en) Thermal electrostatic ink-jet recording head
US6659597B2 (en) Liquid discharge head
US20020139569A1 (en) Flexible circuit with electrostatic damage limiting feature and method of manufacture
JP2004525008A5 (https=)
CN108724941B (zh) 液体喷出头
US20130076834A1 (en) Inkjet head and method for producing the same
JP2004148816A (ja) エッジ封止基板と、エッジ封止基板を得る方法
EP0501270A1 (en) Electronic device using a uniaxial conductive adhesive composition
JP2916213B2 (ja) サーマルヘッドおよびその製造方法
CN101791904A (zh) 柔性电路
US5751316A (en) Thermal ink jet printhead with ink resistant heat sink coating
US5729261A (en) Thermal ink jet printhead with improved ink resistance
US4676854A (en) Method for selectively bonding substrate having fine electroconductive pattern
JPH11138814A (ja) インクジェット記録ヘッド
JPH0999561A (ja) チャージ板の製造方法
US7004561B2 (en) Liquid discharge apparatus, printer head, and method for making liquid discharge apparatus
JP2003326710A (ja) 保護膜形成方法およびこれを用いたインクジェットヘッド
CN114940027A (zh) 蓄热层的形成方法、热敏打印头及制造方法和热敏打印机
US6913343B2 (en) Methods for forming and protecting electrical interconnects and resultant assemblies
JP2007001192A (ja) ヘッドモジュールの製造方法、液体吐出ヘッドの製造方法、及び液体吐出装置の製造方法
JPH0643132B2 (ja) インクジエツトヘツドの帯電防止処理方法
JP5800738B2 (ja) インクジェットプリントヘッド
US10906310B2 (en) Liquid ejection head and method of manufacturing the same

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ OM PH PL PT RO RU SD SE SG SI SK SL TJ TM TN TR TT TZ UA UG UZ VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
WWE Wipo information: entry into national phase

Ref document number: 2002586693

Country of ref document: JP

WWE Wipo information: entry into national phase

Ref document number: 2002766831

Country of ref document: EP

WWP Wipo information: published in national office

Ref document number: 2002766831

Country of ref document: EP

REG Reference to national code

Ref country code: DE

Ref legal event code: 8642