WO2002080095A3 - Circuits for pre-charging global resources in all the free neurons of an artifical neural network - Google Patents

Circuits for pre-charging global resources in all the free neurons of an artifical neural network Download PDF

Info

Publication number
WO2002080095A3
WO2002080095A3 PCT/EP2002/002883 EP0202883W WO02080095A3 WO 2002080095 A3 WO2002080095 A3 WO 2002080095A3 EP 0202883 W EP0202883 W EP 0202883W WO 02080095 A3 WO02080095 A3 WO 02080095A3
Authority
WO
WIPO (PCT)
Prior art keywords
neurons
free
global resources
neural network
dedicated
Prior art date
Application number
PCT/EP2002/002883
Other languages
French (fr)
Other versions
WO2002080095A2 (en
Inventor
Pascal Tannhof
Original Assignee
Ibm
Companie Ibm France
Pascal Tannhof
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ibm, Companie Ibm France, Pascal Tannhof filed Critical Ibm
Priority to EP02732490A priority Critical patent/EP1405262A2/en
Priority to JP2002578242A priority patent/JP2004531811A/en
Priority to AU2002304860A priority patent/AU2002304860A1/en
Publication of WO2002080095A2 publication Critical patent/WO2002080095A2/en
Publication of WO2002080095A3 publication Critical patent/WO2002080095A3/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06N—COMPUTING ARRANGEMENTS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N3/00—Computing arrangements based on biological models
    • G06N3/02—Neural networks
    • G06N3/06—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons
    • G06N3/063—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons using electronic means

Abstract

There is described an artificial neural network (ANN) which comprises means for transmitting global resources of different types (category, context, ..) on a single data bus via a selector with an address attached thereto and control logic means to ensure a proper operation of the neurons during the learning and recognition phases under the supervision of a host computer/user. It further comprises a plurality of neurons, each neuron being provided with means for indicating whether it is free or not, dedicated registers to store each type of said global resources and pre-charge means connected to said control logic means via a dedicated bus that are responsive to said address to store a global resource, as soon as it is modified, in the corresponding dedicated register of all the free neurons, as a local resource. As a result, there is an exact and permanent correspondence between global resources and corresponding local resources stored in the dedicated registers of all the free neurons.
PCT/EP2002/002883 2001-03-30 2002-02-25 Circuits for pre-charging global resources in all the free neurons of an artifical neural network WO2002080095A2 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
EP02732490A EP1405262A2 (en) 2001-03-30 2002-02-25 Circuits for pre-charging global resources in all the free neurons of an artificial neural network
JP2002578242A JP2004531811A (en) 2001-03-30 2002-02-25 Circuit for precharging global resources in all free neurons of an artificial neural network
AU2002304860A AU2002304860A1 (en) 2001-03-30 2002-02-25 Circuits for pre-charging global resources in all the free neurons of an artifical neural network

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
EP01480027 2001-03-30
EP01480027.0 2001-03-30

Publications (2)

Publication Number Publication Date
WO2002080095A2 WO2002080095A2 (en) 2002-10-10
WO2002080095A3 true WO2002080095A3 (en) 2004-01-29

Family

ID=8183386

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/EP2002/002883 WO2002080095A2 (en) 2001-03-30 2002-02-25 Circuits for pre-charging global resources in all the free neurons of an artifical neural network

Country Status (4)

Country Link
EP (1) EP1405262A2 (en)
JP (1) JP2004531811A (en)
AU (1) AU2002304860A1 (en)
WO (1) WO2002080095A2 (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10565494B2 (en) * 2016-12-31 2020-02-18 Via Alliance Semiconductor Co., Ltd. Neural network unit with segmentable array width rotator
CN110764444A (en) 2019-10-10 2020-02-07 苏州浪潮智能科技有限公司 Control system, switch, and method for controlling execution device

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0378115A2 (en) * 1989-01-06 1990-07-18 Hitachi, Ltd. Neural computer
US5201029A (en) * 1988-10-24 1993-04-06 U.S. Philips Corporation Digital data processing apparatus using daisy chain control
US5285524A (en) * 1990-12-24 1994-02-08 Eastman Kodak Company Neural network with daisy chain control
US5621863A (en) * 1994-07-28 1997-04-15 International Business Machines Corporation Neuron circuit
US5649069A (en) * 1992-02-26 1997-07-15 U.S. Philips Corporation Neural net having a neural processor with distributed synaptic cells

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5201029A (en) * 1988-10-24 1993-04-06 U.S. Philips Corporation Digital data processing apparatus using daisy chain control
EP0378115A2 (en) * 1989-01-06 1990-07-18 Hitachi, Ltd. Neural computer
US5285524A (en) * 1990-12-24 1994-02-08 Eastman Kodak Company Neural network with daisy chain control
US5649069A (en) * 1992-02-26 1997-07-15 U.S. Philips Corporation Neural net having a neural processor with distributed synaptic cells
US5621863A (en) * 1994-07-28 1997-04-15 International Business Machines Corporation Neuron circuit

Also Published As

Publication number Publication date
AU2002304860A1 (en) 2002-10-15
JP2004531811A (en) 2004-10-14
EP1405262A2 (en) 2004-04-07
WO2002080095A2 (en) 2002-10-10

Similar Documents

Publication Publication Date Title
US20230154176A1 (en) Analyzing data using a hierarchical structure
CN103988212B (en) Method and system for being route in state machine
EP2891054B1 (en) Methods and systems for power management in a pattern recognition processing system
CN105159650B (en) Method and system for the power consumption management of pattern-recognition processor
US20170024641A1 (en) Transfer learning in neural networks
EP2791781A1 (en) Methods and systems for data analysis in a state machine
WO2014150554A1 (en) Methods and apparatuses for providing data received by a state machine engine
EP0918335A3 (en) Content-addressable memory
CN107045503A (en) The method and device that a kind of feature set is determined
CN102713936A (en) Multi-level hierarchical routing matrices for pattern-recognition processors
JPH0454254B2 (en)
US11741363B2 (en) Computer-readable recording medium, method for learning, and learning device
US20230176999A1 (en) Devices for time division multiplexing of state machine engine signals
US7266795B2 (en) System and method for engine-controlled case splitting within multiple-engine based verification framework
WO2002080095A3 (en) Circuits for pre-charging global resources in all the free neurons of an artifical neural network
US5479572A (en) Artificial neural network (ANN) classifier apparatus for selecting related computer routines and methods
EP1256956A3 (en) Method and apparatus for memory
Chaturvedi et al. ASIC implementation for improved character recognition and classification using SNN model
CN110197143A (en) A kind of checkout station item identification method, device and electronic equipment
CN109933434A (en) Electronic device and the method for extending peripheral equipment
CN115033433A (en) Anomaly detection device based on brain new cortex mechanism
KR100218471B1 (en) Decision tree learning method
JP3496065B2 (en) Impulse electronics
US6370595B1 (en) Method of addressing a plurality of addressable units by a single address word
Chung et al. Creation and labeling of multiple phonotopic maps using a hierarchical self-organizing classifier

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ OM PH PL PT RO RU SD SE SG SI SK SL TJ TM TN TR TT TZ UA UG US UZ VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
WWE Wipo information: entry into national phase

Ref document number: 2002578242

Country of ref document: JP

WWE Wipo information: entry into national phase

Ref document number: 2002732490

Country of ref document: EP

REG Reference to national code

Ref country code: DE

Ref legal event code: 8642

WWP Wipo information: published in national office

Ref document number: 2002732490

Country of ref document: EP

WWW Wipo information: withdrawn in national office

Ref document number: 2002732490

Country of ref document: EP